

Τα διαγράμματα ακροδεκτών SSI ολοκληρωμένων κυκλωμάτων που περιέχουν βασικές λογικές πύλες.

## 54LS00/DM54LS00/DM74LS00 Quad 2-Input NAND Gates


### General Description

This device contains four independent gates each of which performs the logic NAND function.

### Features

- Alternate Military/Aerospace device (54LS00) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



Order Number 54LS00DMQB, 54LS00FMB, 54LS00LMB, DM54LS00J, DM54LS00W, DM74LS00M or DM74LS00N  
See NS Package Number E20A, J14A, M14A, N14A or W14B

### Function Table

$$Y = \overline{AB}$$

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = High Logic Level  
L = Low Logic Level

**Absolute Maximum Ratings** (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

Symbol	Parameter	DM54LS00			DM74LS00			Units
		Min	Nom	Max	Min	Nom	Max	
$V_{CC}$	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High Level Input Voltage	2			2			V
$V_{IL}$	Low Level Input Voltage			0.7			0.8	V
$I_{OH}$	High Level Output Current			-0.4			-0.4	mA
$I_{OL}$	Low Level Output Current			4			8	mA
$T_A$	Free Air Operating Temperature	-55		125	0		70	°C

**Electrical Characteristics** over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
$V_i$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_i = -18 \text{ mA}$			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}$	DM54 2.5	3.4		V
			DM74 2.7	3.4		
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$	DM54 0.25	0.25	0.4	V
			DM74 0.35	0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74 0.25	0.25	0.4	
$I_i$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_i = 7 \text{ V}$			0.1	mA
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}, V_i = 2.7 \text{ V}$			20	μA
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}, V_i = 0.4 \text{ V}$			-0.36	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	DM54 -20		-100	mA
			DM74 -20		-100	
$I_{OCH}$	Supply Current with Outputs High	$V_{CC} = \text{Max}$		0.8	1.6	mA
$I_{OCL}$	Supply Current with Outputs Low	$V_{CC} = \text{Max}$		2.4	4.4	mA

**Switching Characteristics** at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ\text{C}$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	$R_L = 2\text{ k}\Omega$				Units
		$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$		
		Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	3	10	4	15	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	3	10	4	15	ns

Note 1: All typicals are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

## 54LS42/DM54LS42/DM74LS42 BCD/Decimal Decoders


### General Description

These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions.

### Features

- Diode clamped inputs
- Also for applications as 4-line-to-16-line decoders; 3-line-to-8-line decoders
- All outputs are high for invalid input conditions
- Alternate Military/Aerospace device (54LS42) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram




Order Number 54LS42DMQB, 54LS42FMOB,  
DM54LS42J, DM54LS42W, DM74LS42M or DM74LS42N  
See NS Package Number J16A, M16A, N16E or W16A

### Function Table

No.	BCD Inputs				Decimal Outputs									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	L	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	L	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	L	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	L	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	L	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	L	H
10	H	L	H	L	H	H	H	H	H	H	H	H	H	L
11	H	L	H	H	H	H	H	H	H	H	H	H	H	L
12	H	L	L	L	H	H	H	H	H	H	H	H	H	L
13	H	L	L	H	H	H	H	H	H	H	H	H	H	L
14	H	H	L	L	H	H	H	H	H	H	H	H	H	L
15	H	H	L	H	H	H	H	H	H	H	H	H	H	L
16	H	H	H	L	H	H	H	H	H	H	H	H	H	L
17	H	H	H	H	H	H	H	H	H	H	H	H	H	L
18	H	H	H	H	H	H	H	H	H	H	H	H	H	L
19	H	H	H	H	H	H	H	H	H	H	H	H	H	L
20	H	H	H	H	H	H	H	H	H	H	H	H	H	L

H = High Level  
L = Low Level

### Logic Diagram



## DM7446A, DM5447A/DM7447A BCD to 7-Segment Decoders/Drivers

### General Description

The 46A and 47A feature active-low outputs designed for driving common-anode LEDs or incandescent indicators directly. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown on a following page. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions.


All of the circuits incorporate automatic leading and/or trailing-edge, zero-blanking control (RBI and RBO). Lamp test (LT) of these devices may be performed at any time when the BI/RBO node is at a high logic level. All types contain

an overriding blanking input (BI) which can be used to control the lamp intensity (by pulsing) or to inhibit the outputs.

### Features

- All circuit types feature lamp intensity modulation capability
- Open-collector outputs drive indicators directly
- Lamp-test provision
- Leading/trailing zero suppression

### Connection Diagram



Order Number DM5447AJ, DM7446AN or DM7447AN  
See NS Package Number J16A or N16E

DM7446A, DM5447A/DM7447A BCD to 7-Segment Decoders/Drivers

# '47A Switching Characteristics

at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	Conditions	Min	Max	Units
$t_{PLH}$	Propagation Delay Time Low to High Level Output	$C_L = 15 pF$ $R_L = 120\Omega$		100	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output			100	ns

## Function Table

46A, 47A

Decimal or Function	Inputs						BI/RBO (Note 1)	Outputs							Note
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	L	L	L	L	L	L	H	(2)
1	H	X	L	L	L	H	H	H	L	L	L	H	H	H	
2	H	X	L	L	H	L	H	L	L	H	L	L	H	L	
3	H	X	L	L	H	H	H	L	L	L	L	H	H	L	
4	H	X	L	H	L	L	H	H	L	L	H	H	L	L	
5	H	X	L	H	L	H	H	L	H	L	L	H	L	L	
6	H	X	L	H	H	L	H	H	H	L	L	L	L	L	
7	H	X	L	H	H	H	H	L	L	L	H	H	H	H	
8	H	X	H	L	L	L	H	L	L	L	L	L	L	L	
9	H	X	H	L	L	H	H	L	L	L	H	H	L	L	
10	H	X	H	L	H	L	H	H	H	H	L	L	H	L	
11	H	X	H	L	H	H	H	H	H	L	L	H	H	L	
12	H	X	H	H	L	L	H	H	L	H	H	H	L	L	
13	H	X	H	H	L	H	H	L	H	H	L	H	L	L	
14	H	X	H	H	H	L	H	H	H	H	L	L	L	L	
15	H	X	H	H	H	H	H	H	H	H	H	H	H	H	
BI	X	X	X	X	X	X	L	H	H	H	H	H	H	H	(3)
RBI	H	L	L	L	L	L	L	H	H	H	H	H	H	H	(4)
LT	L	X	X	X	X	X	H	L	L	L	L	L	L	L	(5)

Note 1: BI/RBO is a wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

Note 2: The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

Note 3: When a low logic level is applied directly to the blanking input (BI), all segment outputs are high regardless of the level of any other input.

Note 4: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go high and the ripple-blanking output (RBO) goes to a low level (response condition).

Note 5: When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp test input, all segment outputs are L.

H = High level, L = Low level, X = Don't Care

## 54LS74/DM54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

### General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### Features

- Alternate military/aerospace device (54LS74) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



TL/F76373-1

Order Number 54LS74DMQB, 54LS74FMB, 54LS74LMB, DM54LS74AJ, DM54LS74AW, DM74LS74AM or DM74LS74AN  
See NS Package Number E20A, J14A, M14A, N14A or W14B

### Function Table

Inputs				Outputs	
PR	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↑ = Positive-going Transition

\* = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

Q<sub>0</sub> = The output logic level of Q before the indicated input conditions were established.

54LS74/DM54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

## DM54LS75/DM74LS75 Quad Latches


### General Description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable is high, and the Q output will follow the data input as long as the enable remains high. When the enable goes low,

the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

These latches feature complementary Q and  $\bar{Q}$  outputs from a 4-bit latch, and are available in 16-pin packages.

### Connection Diagram




### Function Table (Each Latch)

Inputs		Outputs	
D	Enable	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	$Q_0$	$\bar{Q}_0$

H = High Level, L = Low Level, X = Don't Care

$Q_0$  = The Level of Q Before the High-to-Low Transition of ENABLE

### Logic Diagram (Each Latch)



TL/P/0374-2



## MM54HC76/MM74HC76 Dual J-K Flip-Flops with Preset and Clear

### General Description

These high speed (30 MHz minimum) J-K Flip-Flops utilize advanced silicon-gate CMOS technology to achieve, the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs and Q and  $\bar{Q}$  outputs. These devices are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.


The 54HC/74HC logic family is functionally as well as pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

### Features

- Typical propagation delay: 16 ns
- Wide operating voltage range
- Low input current: 1  $\mu$ A maximum
- Low quiescent current: 40  $\mu$ A maximum (74HC Series)
- High output drive: 10 LS-TTL loads

### Connection and Logic Diagrams



### Truth Table



Inputs					Outputs	
PR	CLR	CLK	J	L	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	L*	L*
H	H	↓	L	L	Q0	$\bar{Q}0$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	Q0	$\bar{Q}0$

\*This is an unstable condition, and is not guaranteed

Order Number MM54HC76 or MM74HC76



## 54LS83A/DM54LS83A/DM74LS83A 4-Bit Binary Adders with Fast Carry

### General Description


These full adders perform the addition of two 4-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look-ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

### Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
  - Two 8-bit words 25 ns
  - Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW
- Alternate Military/Aerospace device (54LS83A) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



Order Number 54LS83ADMQB, 54LS83AFMQB,  
DM54LS83AJ, DM54LS83AW, DM74LS83AWM or DM74LS83AN  
See NS Package Number J16A, M16B, N16E or W16A

54LS83A/DM54LS83A/DM74LS83A 4-Bit Binary Adders with Fast Carry

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 2\text{ k}\Omega$				Units
			$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$		
			Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	C0 to $\Sigma 1$ or $\Sigma 2$		24		28	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	C0 to $\Sigma 1$ or $\Sigma 2$		24		30	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	C0 to $\Sigma 3$		24		28	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	C0 to $\Sigma 3$		24		30	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	C0 to $\Sigma 4$		24		28	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	C0 to $\Sigma 4$		24		30	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	$A_i, B_i$ to $\Sigma_i$		24		28	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	$A_i, B_i$ to $\Sigma_i$		24		30	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	C0 to C4		17		24	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	C0 to C4		17		25	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	$A_i, B_i$ to C4		17		24	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	$A_i, B_i$ to C4		17		26	ns

## Truth Table

Inputs				Outputs							
				When C0 = L				When C0 = H			
				When C2 = L		When C2 = H		When C2 = L		When C2 = H	
A1 A3	B1 B3	A2 A4	B2 B4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$	C2 C4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$	C2 C4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$
L	L	L	L	L	L	L	H	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L
L	H	L	L	H	L	L	L	H	L	L	L
H	H	L	L	L	H	L	H	H	L	L	L
L	L	H	L	L	H	L	H	H	L	L	L
H	L	H	L	H	H	L	L	L	L	H	H
L	H	H	L	H	H	L	L	L	L	H	H
H	H	H	L	L	L	H	H	L	L	H	H
L	L	L	H	L	H	L	H	H	L	L	L
H	L	L	H	H	H	L	L	L	L	H	H
L	H	L	H	H	H	L	L	L	L	H	H
H	H	L	H	L	L	H	H	L	L	H	H
L	L	H	H	L	L	H	H	L	L	H	H
H	L	H	H	L	L	H	H	L	L	H	H
L	H	H	H	H	L	H	L	H	L	H	H
H	H	H	H	L	H	H	H	H	L	H	H

H = High Level, L = Low Level

TL/F/8378-3

**Note:** Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs  $\Sigma 1$  and  $\Sigma 2$  and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs  $\Sigma 3$ ,  $\Sigma 4$ , and C4.

## 54LS85/DM54LS85/DM74LS85 4-Bit Magnitude Comparators

### General Description


These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The  $A > B$ ,  $A < B$ , and  $A = B$  outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must

have a high-level voltage applied to the  $A = B$  input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

### Features

- Typical power dissipation 52 mW
- Typical delay (4-bit words) 24 ns
- Alternate Military/Aerospace device (54LS85) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



Order Number 54LS85DMQB,  
54LS85FMQB, 54LS85LMQB,  
DM54LS85J, DM54LS85W,  
DM74LS85M or DM74LS85N  
See NS Package Number E20A,  
J16A, M16A, N16E or W16A


YL/F96379-1

### Function Table

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L

H = High Level, L = Low Level, X = Don't Care

# Logic Diagram



TL/P/037 2-2

## DM74LS90/DM74LS93 Decade and Binary Counters

### General Description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 'LS90 and divide-by-eight for the 'LS93.

All of these counters have a gated zero reset and the LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.


To use their maximum count length (decade or four bit binary), the B input is connected to the  $Q_A$  output. The input

count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the 'LS90 counters by connecting the  $Q_C$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $Q_A$ .

### Features


- Typical power dissipation 45 mW
- Count frequency 42 MHz

### Connection Diagrams (Dual-In-Line Packages)



TL/F/6391-1

Order Number DM74LS90M or DM74LS90N  
See NS Package Number M14A or N14A



TL/F/6391-2

Order Number DM74LS93M or DM74LS93N  
See NS Package Number M14A or N14A

## Function Tables

LS90  
BCD Count Sequence  
(See Note A)

Count	Output			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

LS90  
Bi-Quinary (5-2)  
(See Note B)

Count	Output			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

LS93  
Count Sequence  
(See Note C)

Count	Output			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

LS90  
Reset/Count Truth Table


Reset Inputs				Output			
R0(1)	R0(2)	R9(1)	R9(2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

LS93  
Reset/Count Truth Table

Reset Inputs		Output			
R0(1)	R0(2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			


**Note A:** Output Q<sub>A</sub> is connected to input B for BCD count.  
**Note B:** Output Q<sub>D</sub> is connected to input A for bi-quinary count.  
**Note C:** Output Q<sub>A</sub> is connected to input B.  
**Note D:** H = High Level, L = Low Level, X = Don't Care.

## Logic Diagrams



TL/F/8385-3

The J and K inputs shown without connection are for reference only and are functionally at a high level.



TL/F/8385-4



## 54LS125A/DM54LS125A/DM74LS125A Quad TRI-STATE® Buffers

### General Description


This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility

that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

### Features

- Alternate Military/Aerospace device (54LS125) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



Order Number 54LS125ADMB, 54LS125AFMB, 54LS125ALMB,  
DM54LS125AJ, DM54LS125AW, DM74LS125AM or DM74LS125AN  
See NS Package Number E20A, J14A, M14A, N14A or W14B

### Function Table

$Y = A$

Inputs		Output
A	C	Y
L	L	L
H	L	H
X	H	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

TRI-STATE® is a registered trademark of National Semiconductor Corporation.


## DM74LS126A Quad TRI-STATE® Buffer

### General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the

output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

### Connection Diagram



Order Number DM74LS126AM or DM74LS126AN  
See NS Package Number M14A or N14A

### Function Table

Y = A

Inputs		Output
A	C	Y
L	H	L
H	H	H
X	L	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## 54LS151/DM54LS151/DM74LS151 Data Selector/Multiplexer

### General Description


This data selector/multiplexer contains full on-chip decoding to select the desired data source. The 151 selects one-of-eight data sources. The 151 has a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output low.

The 151 features complementary Y and W outputs.

### Features

- Select one-of-eight data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use as Boolean function generator
- Typical average propagation delay time data input to W output 12.5 ns
- Typical power dissipation 30 mW
- Alternate Military/Aerospace device (54LS151) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



TL/P/8332-1

Order Number 54LS151DMQB, 54LS151FMB, 54LS151LMB,  
DM54LS151J, DM54LS151W, DM74LS151M or DM74LS151N  
See NS Package Number E20A, J16A, M16A, N16E or W16A

### Truth Table

Inputs				Outputs	
Select			Strobe S	Y	W
C	B	A			
X	X	X	H	L	H
L	L	L	L	D0	D0
L	L	H	L	D1	D1
L	H	L	L	D2	D2
L	H	H	L	D3	D3
H	L	L	L	D4	D4
H	L	H	L	D5	D5
H	H	L	L	D6	D6
H	H	H	L	D7	D7

H = High Level, L = Low Level, X = Don't Care  
D0, D1...D7 = the level of the respective D input

## 54LS153/DM54LS153/DM74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers

### General Description


Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

### Features

- Permits multiplexing from N lines to 1 line
- Performs at parallel-to-serial conversion


- Strobe (enable) line provided for cascading (N lines to n lines)
- High fan-out, low impedance, totem pole outputs
- Typical average propagation delay times
  - From data 14 ns
  - From strobe 18 ns
  - From select 22 ns
- Typical power dissipation 31 mW
- Alternate Military/Aerospace device (54LS153) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



Order Number 54LS153DMQB, 54LS153FMQB,  
54LS153LMQB, DM54LS153J, DM54LS153W,  
DM74LS153M or DM74LS153N  
See NS Package Number E20A, J16A, M16A,  
N16E or W16A

### Logic Diagram



### Function Table

Select Inputs		Data Inputs				Strobe	Output
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.  
H = High Level, L = Low Level, X = Don't Care

## 54LS161A/DM54LS161A/DM74LS161A, 54LS163A/DM54LS163A/DM74LS163A Synchronous 4-Bit Binary Counters

### General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional


gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q<sub>A</sub> output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock. These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

### Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW
- Alternate Military/Aerospace device (54LS161, 54LS163) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



TL/P/6897-1

Order Numbers 54LS161ADMB, 54LS161AFMB,  
54LS161ALMB, 54LS163ADMB, 54LS163AFMB,  
54LS163ALMB, DM54LS161AJ, DM54LS161AW,  
DM54LS163AJ, DM54LS163AW, DM74LS161AM,  
DM74LS161AN, DM74LS163AM or DM74LS163AN  
See NS Package Number E20A, J16A,  
M16A, N16E or W16A


# 'LS163 Switching Characteristics

at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load) (Continued)

Symbol	Parameter	From (Input) To (Output)	$R_L = 2k\Omega$				Units
			$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$		
			Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load Low)		24		30	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load Low)		27		38	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		14		27	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		15		27	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Clear to Any Q (Note 1)		28		45	ns

Note 1: The propagation delay clear to output is measured from the clock input transition.

## Logic Diagram




The LS161A is similar, however, the clear buffer is connected directly to the flip flops.

TL/P/0397-2

## Parameter Measurement Information

### Switching Time Waveforms




TL/F/0397-3

**Note A:** The input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{OUT} = 50\Omega$ ,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns. Vary PRR to measure  $t_{MUX}$ .

**Note B:** Outputs  $Q_D$  and carry are tested at  $t_0 + 15$  where  $t_0$  is the 1st time when all outputs are low.

**Note C:**  $V_{REF} = 1.5V$ .

### Switching Time Waveforms



TL/F/0397-4


**Note A:** The input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{OUT} = 50\Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns. Vary PRR to measure  $t_{MUX}$ .

**Note B:** Enable P and enable T setup times are measured at  $t_0 + 0$ .

**Note C:**  $V_{REF} = 1.5V$ .

## Timing Diagram

LS161A, LS163A Synchronous Binary Counters  
Typical Clear, Preset, Count and Inhibit Sequences



TL/P/8007-0

### Sequence:

- (1) Clear outputs to zero
- (2) Preset to binary twelve
- (3) Count to thirteen, fourteen, fifteen, zero, one, and two
- (4) Inhibit



## DM54LS181/DM74LS181 4-Bit Arithmetic Logic Unit


### General Description

The LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.

### Features

- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

### Connection Diagram



TL/F/9821-1

Order Number DM54LS181J, DM54LS181W or DM74LS181N  
See NS Package Number J24A, N24A or W24C

Pin Names	Description
$\overline{A0}-\overline{A3}$	Operand Inputs (Active LOW)
$\overline{B0}-\overline{B3}$	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
M	Mode Control Input
C <sub>n</sub>	Carry Input
$\overline{F0}-\overline{F3}$	Function Outputs (Active LOW)
A = B	Comparator Output
$\overline{G}$	Carry Generate Output (Active LOW)
$\overline{P}$	Carry Propagate Output (Active LOW)
C <sub>n+4</sub>	Carry Output

Logic Mode Test Table III      Function Inputs $S_1 = S_2 = M = 4.5V, S_0 = S_3 = 0V$						
Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
$I_{PLH}$ $I_{LHL}$	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	Any $\bar{F}$
$I_{PLH}$ $I_{LHL}$	$\bar{B}$	$\bar{A}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	Any $\bar{F}$

### Functional Description

The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0-S_3$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\bar{P}$  (Carry Propagate) and  $\bar{G}$  (Carry Generate). In the ADD mode,  $\bar{P}$  indicates that  $F$  is 15 or more, while  $\bar{G}$  indicates that  $F$  is 16 or more. In the SUBTRACT mode,  $\bar{P}$  indicates that  $F$  is zero or less, while  $\bar{G}$  indicates that  $F$  is less than zero.  $\bar{P}$  and  $\bar{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_{n+4}$ ) signal to the Carry input ( $C_n$ ) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 9342 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The  $A = B$  output from the device goes HIGH when all four  $F$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The  $A = B$  output is open-collector and can be wired-AND with other  $A = B$  outputs to give a comparison for more than four bits. The  $A = B$  signal can also be used with the  $C_{n+4}$  signal to indicate  $A > B$  and  $A < B$ .

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHLH generates  $A$  minus  $B$  minus 1 (2's complement notation) without a carry in and generates  $A$  minus  $B$  when a carry is applied. Because subtraction is actually performed by complementary addition (1's complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.


Function Table							
Mode Select Inputs				Active LOW Operands & $F_n$ Outputs		Active HIGH Operands & $F_n$ Outputs	
$S_3$	$S_2$	$S_1$	$S_0$	Logic ( $M = H$ )	Arithmetic** ( $M = L$ ) ( $C_n = L$ )	Logic ( $M = H$ )	Arithmetic** ( $M = L$ ) ( $C_n = H$ )
L	L	L	L	$\bar{A}$	A minus 1	$\bar{A}$	A
L	L	L	H	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A} + \bar{B}$	$A + B$
L	L	H	L	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$	$A + \bar{B}$
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\bar{A} + \bar{B}$	A plus ( $A + \bar{B}$ )	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$
L	H	L	H	$\bar{B}$	$\bar{A}\bar{B}$ plus ( $A + \bar{B}$ )	$\bar{B}$	( $A + \bar{B}$ ) plus $\bar{A}\bar{B}$
L	H	H	L	$\bar{A} \oplus \bar{B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	$A + \bar{B}$	$A + \bar{B}$	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1
H	L	L	L	$\bar{A}\bar{B}$	A plus ( $A + B$ )	$\bar{A} + \bar{B}$	A plus $\bar{A}\bar{B}$
H	L	L	H	$A \oplus B$	A plus B	$\bar{A} \oplus \bar{B}$	A plus B
H	L	H	L	$\bar{B}$	$\bar{A}\bar{B}$ plus ( $A + \bar{B}$ )	$\bar{B}$	( $A + \bar{B}$ ) plus $\bar{A}\bar{B}$
H	L	H	H	$A + B$	$A + B$	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1
H	H	L	L	Logic 0	A plus $A^*$	Logic 1	A plus $A^*$
H	H	L	H	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ plus A	$A + \bar{B}$	( $A + \bar{B}$ ) plus A
H	H	H	L	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus A	$A + \bar{B}$	( $A + \bar{B}$ ) plus A
H	H	H	H	A	A	A	A minus 1


\*Each bit is shifted to the next most significant position.

\*\*Arithmetic operations expressed in 2's complement notation.

## Logic Symbols




TL/F/9821-3



TL/F/9821-4

# Logic Diagram



TL7798271-5


## 54LS192/DM74LS192 Up/Down Decade Counter with Separate Up/Down Clocks

### General Description

The 192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load ( $\overline{PL}$ ) and the Master Reset ( $\overline{MR}$ ) inputs asynchronously override the clocks.


### Connection Diagram



TL/F/10178-1

Order Number 54LS192DMQB, 54LS192FMQB,  
54LS192LMQB, DM74LS192M or DM74LS192N  
See NS Package Number E20A, J16A,  
M16A, N16E or W16A

### Logic Symbol



Pin Names	Description
$CP_U$	Count Up Clock Input (Active Rising Edge)
$CP_D$	Count Down Clock Input (Active Rising Edge)
$\overline{MR}$	Asynchronous Master Reset Input (Active HIGH)
$\overline{PL}$	Asynchronous Parallel Load Input (Active LOW)
$P_0-P_3$	Parallel Data Inputs
$Q_0-Q_3$	Flip-Flop Outputs
$TCD$	Terminal Count Down (Borrow) Output (Active LOW)
$TCU$	Terminal Count Up (Carry) Output (Active LOW)

Mode Select Table

$\overline{MR}$	$\overline{PL}$	$CP_U$	$CP_D$	Mode
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	—	H	Count Up
L	H	H	—	Count Down

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Indifferent

## 54LS194A/DM74LS194A 4-Bit Bidirectional Universal Shift Register

### General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (broadside) load
- Shift right (in the direction  $Q_A$  toward  $Q_D$ )
- Shift left (in the direction  $Q_D$  toward  $Q_A$ )
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode-control inputs,  $S_0$  and  $S_1$ , high. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low.


Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low.

### Features

- Parallel inputs and outputs
- Four operating modes:
  - Synchronous parallel load
  - Right shift
  - Left shift
  - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear

### Connection Diagram



Order Number 54LS194ADMQB, 54LS194AFMQB,  
54LS194ALMQB, DM74LS194AM or DM74LS194AN  
See NS Package Number E20A, J16A, M16A, N16E or W16A

TL/P/6407-1

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input) To (Output)	54LS		DM74LS		Units
			$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$ $R_L = 2\text{ k}\Omega$		
			Min	Max	Min	Max	
$f_{\text{MAX}}$	Maximum Clock Frequency		30		20		MHz
$t_{\text{PLH}}$	Propagation Delay Time Low to High Level Output	Clock to Any Q		21		26	ns
$t_{\text{PHL}}$	Propagation Delay Time High to Low Level Output	Clock to Any Q		24		35	ns
$t_{\text{PHL}}$	Propagation Delay Time High to Low Output	Clear to Any Q		26		38	ns

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs,  $I_{CC}$  is tested with momentary ground, then 4.5V applied to CLOCK.

## Logic Diagram



TL/P78-407-2

## Function Table

Clear	Mode		Clock	Inputs				Outputs			
				Serial		Parallel		$Q_A$	$Q_B$	$Q_C$	$Q_D$
	S1	S0		Left	Right	A	B C D				
L	X	X	X	X	X	X	X X X X	L	L	L	L
H	X	X	L	X	X	X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
H	H	H	↑	X	X	a	b c d	a	b	c	d
H	L	H	↑	X	H	X	X X X X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
H	L	H	↑	X	L	X	X X X X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
H	H	L	↑	H	X	X	X X X X	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	H
H	H	L	↑	L	X	X	X X X X	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	L
H	L	L	X	X	X	X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)


↑ = Transition from low to high level

a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady state input conditions were established.

$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , respectively, before the most-recent ↑ transition of the clock.

## Timing Diagram



TL/P98407-3



## DM54S280/DM74S280 9-Bit Parity Generators/Checkers

### General Description

These universal, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry, and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word-length capability is easily expanded by cascading.


The S280 can be used to upgrade the performance of most systems utilizing the DM74180 parity generator/checker. Although the S280 is implemented without expander inputs, the corresponding function is provided by the availability of all input at pin 4, and no internal connection at pin 3. This permits the S280 to be substituted for the 180 in existing designs to produce an identical function, even if S280's are mixed with existing 180's.

Input buffers are provided so that each input represents only one normal 74S load, and full fan-out to 10 normal Series 74S loads is available from each of the outputs at low logic levels. A fan-out to 20 normal Series 74S loads is provided at high logic levels, to facilitate connection of unused inputs to used inputs.

### Features

- Generates either odd or even parity for nine data lines
- Cascadable for N-bits
- Can be used to upgrade existing systems using MSI parity circuits
- Typical data-to-output delay—14 ns

### Connection Diagram



Order Number DM54S280J, DM54S280W, DM74S280M or DM74S280N  
See NS Package Number J14A, M14A, N14A or W14B


### Function Table

Number of Inputs (A Thru I) that are High	Outputs	
	Σ Even	Σ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

**Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 280\Omega$ $C_L = 15\text{ pF}$		$R_L = 280\Omega$ $C_L = 50\text{ pF}$		Units
			Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to $\Sigma$ Even		21		24	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to $\Sigma$ Even		18		21	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Data to $\Sigma$ Odd		21		24	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Data to $\Sigma$ Odd		18		21	ns

**Logic Diagram**



TL/FV6-900-2


## Typical Applications

Three S280's can be used to implement a 25-line parity generator/checker. This arrangement will provide parity in typically 25 ns. (See Figure 1.)

As an alternative, the outputs of two or three parity generators/checkers can be decoded with a 2-input (S86) or


3-input (S135) exclusive-OR gate for 18 or 27-line parity applications.

Longer word lengths can be implemented by cascading S280's. As shown in Figure 2, parity can be generated for word lengths up to 81 bits in typically 25 ns.



TL/F/6483-3

FIGURE 1. 25-Line Parity/Generator Checker



TL/F/6483-4

FIGURE 2. 81-Line Parity/Generator Checker