

# Getting Started: LTC6804-2 Programming Guide.

The purpose of this guide is to provide example working microcontroller C code to communicate to a 3 stack of LTC6804-2 Parallel-Addressable Devices. To develop this code a DC1941B LTC6820 isoSPI Serial Interface demoboard and a set of 3 DC1942B LTC6804-2 Addressable isoSPI Battery-Stack Monitor demoboards are used as a representative battery monitoring system.

### Outline:

- 1) Connecting 3 boards in a Parallel-Addressable isoSPI Bus and jumper settings for the boards.
- 2) Setting the correct SPI Modes.
- 3) LTC6804 Core Operational States vs isoSPI Port Operational States.
  - 3a) Introduction.
  - 3b) Details and Terminology.
  - 3c) Sequence Tables.
    - Table 5: CORE==SLEEP Sequence Tables.
    - Table 6: CORE==STANDBY Sequence Tables.
    - Table 7: CORE==REFUP Sequence Tables.
- 4) Function to create isoSPI Wake-Up byte and delay before each command.
- 5) SPI command usage with scope photos:
  - 5a) Address Read Configuration (RDCFG) to confirm everything is connected.
  - 5b) Address Write Configuration (WRCFG) to individually set each device flag thresholds and reduce ADC measurement time.
  - 5c) Broadcast Write Configuration (WRCFG) simultaneously set all devices to indentical flag thresholds and reduce ADC measurement time.
  - 5d) Address Start Cell Voltage ADC Conversion and Poll Status (ADCV) to have one device measure cells.
  - 5e) Broadcast Start Cell Voltage ADC Conversion (ADCV) to have all devices simultaneously measure cells.
  - 5f) Address Poll ADC Status (PLADC) to perform other tasks during an ADC Conversion of one device then return to confirm ADC Conversions have completed.
  - 5g) Address Read Cell Voltage Register Group A (RDCVA) to individually read Cells 1 to 3 results from each device.
  - 5h) Typical ADCV, PLADC, and RDCVA command usage together.
  - 5i) Address Clear Cell Voltage Registers (CLRCELL) to clear one device Cell Voltage Registers to ones.
  - 5j) Broadcast Clear Cell Voltage Registers (CLRCELL) to simultaneously clear the Cell Voltage Registers of all devices to ones.

### 1) Connecting 3 boards in a Parallel-Addressable isoSPI Bus and jumper settings for the boards.

The following examples use a configuration of 3 stacked LTC6804-2 devices in full isoSPI communication mode: bottom (B), middle (M) and top (T).




Figure 1: Full isoSPI Communications setup with 3 x DC1942B LTC6804-2, 1 x DC1941B LTC6820, and 1 x Microcontroller

### 2) Setting the correct SPI Modes.

The Clock Polarity (CPOL) can be set to either idle normally low or idle normally high based on preference. However the Clock Phase must be correctly set to latch onto the rising edge data only.

Incorrectly setting the Clock Phase (CPHA) will latch onto the falling edge data and have the following issues:

1) Valid SPI reads require a slow SPI Clock speed such as 100kHz. Otherwise SPI Clock speeds greater than 100kHz will always result with invalid SPI reads due to the data being latched onto the falling edge instead of the rising edge.

2) No response or SPI reads of ones or 0xF's when SPI Clock speed approaches 1MHz or the SCK Period (tCLK) of 1uS minimum.




Figure 2: Clock Phase (CPHA) rising edge data latch vs Clock Polarity (CPOL)

Table 1: Compatible Atmel, Freescale, NXP, Silicon Labs, and ST Microcontroller SPI Mode Settings

CPOL	СРНА	Clock Polarity	Leading Edge	Trailing Edge	SPI Mode
0	0	Idles Low	Data Sample/	Data Setup/Change/	0
			Capture/Latch(Rising)	Transmit (Falling)	
1	1	Idles High	Data Setup/Change/	Data Sample/	3
			Transmit (Falling)	Capture/Latch(Rising)	

**Table 2: Compatible Microchip Microcontroller SPI Mode Settings** 

CKP	CKE	Clock Polarity (CKP)	Clock Edge Select (CKE)	CPOL	СРНА	SPI Mode
0	1	Idles Low	Data transmitted on falling edge of SCK	0	0	0
1	0	Idles High	Data transmitted on falling edge of SCK	1	1	3

Table 3: Compatible Renesas Microcontroller Clocked Serial Interface (CSI) to SPI Mode Settings

CKPmn	DAPmn	Clock Phase (CKP)	Data Phase (DAP)	CPOL	СРНА	SPI Mode
1	1	Idles Low	Data latched on rising edge of SCK	0	0	0
0	0	Idles High	Data latched on rising edge of SCK	1	1	3

### 3) LTC6804 Core Operational States vs isoSPI Port Operational States.

### 3a) Introduction.

Consistently successful communication and control requires knowledge of the LTC6804 Operational States.

The operation of the LTC6804 is divided into two separate sections: the Core circuit (CORE) and the isoSPI circuit (ISOSPI). The Core and isoSPI circuits manage the LTC6804 device power consumption based on the operational states required. The isoSPI circuit manages only the isoSPI Port communications while the Core circuit is the main controller of the ADCs, MUXes, VREG, VREF, etc. Both sections have an independent set of operating states, start-up/wake-up times and shutdown timeouts.

When using 2-wire isoSPI communication, any differential signal activity above the Threshold-Setting Voltage on ICMP Pin (VICMP) prevents the LTC6804 device from remaining in the lowest power states (ISOSPI==IDLE and CORE==SLEEP).

When using only 4-wire SPI communication, the isoSPI Port Operational States and additional power consumption are ignored. The Core can only transistion from STANDBY to REFUP State with a valid START ADC COMMAND or a valid WRCFG COMMAND setting REFON=1.




Figure 3: LTC6804 Operational State Diagram

**Table 4: Core and isoSPI Port Timing Specifications** 

	3 - I				
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
tWAKE	Regulator Start-Up Time		100	300	uS
tREFUP	Reference Wake-Up Time				
	State: Core = STANDBY	2.7	3.5	4.4	mS
	State: Core = REFUP			0	mS
tSLEEP	Watchdog Timer				
	SWTEN Pin = 0 or DCTO[3:0] = 0000	1.8	2.0	2.2	sec
tREADY	Start-Up Time After Wake Detection			10	uS
tIDLE	Idle Timeout Duration	4.3	5.5	6.7	mS

### 3b) Details and Terminology.

### CORE AND isoSPI PORT START-UP/WAKE-UP TIME:

tWAKE = Voltage Regulator Start-Up Time

Time after a wake-up signal that the Core transitions from SLEEP to STANDBY State.

DRIVE pin powers up VREG input pin through external transistor or external supply.

Watchdog Timer starts running.

VREF 1 and 2 output pins are off.

Time after a wake-up signal isoSPI transitions from IDLE to READY State when CORE==SLEEP.

isoSPI Port powers up through VREG input pin.

isoSPI IDLE Timer has started running.

isoSPI Port communication take the longest to start.

### **CORE START-UP/WAKE-UP TIME:**

tREFUP = Voltage Reference Wake-Up Time.

Time VREF (VREF1 and VREF2) output pins to settle.

If CORE==SLEEP and a START ADC Command is received,

ADC Conversions take the longest time to start.

Core power consumption is the lowest with VREG and VREF normally powered off.

Conversion Time (CORE==SLEEP) = tWAKE + tREFUP + tCYCLE

If CORE==STANDBY and a START ADC Command is received,

ADC Conversions take a short time to start.

Core power consumption is low with VREG normally on and VREF normally powered off.

Conversion Time (CORE==STANDBY) = tREFUP + tCYCLE

If CORE==REFON and a START ADC Command is received,

ADC Conversions take the shortest time to start.

Core power consumption is the highest with VREG and VREF normally powered on.

Conversion Time (CORE==REFUP) = tCYCLE

### **ISOSPI PORT START-UP TIMES:**

tREADY = Start-Up Time After Wake Detection

Time after a wake-up signal isoSPI transitions from IDLE to READY State when CORE==STANDBY or REFUP.

VREG input pin is still supplying power to isoSPI Port.

isoSPI IDLE Timer has started running.

isoSPI Port communication takes a short time to start.

### **CORE SHUTDOWN TIMEOUT:**

tSLEEP = Watchdog Timeout

Time Core powers down to the lowest power consumption.

Watchdog Timer expired.

DRIVE pin powers down, no external transistor or external supply 5V to VREG input pin.

VREF 1 and 2 output pins are powered down.

isoSPI IDLE Timer expired.

isoSPI Port is powered down.

### isoSPI Port SHUTDOWN TIMEOUT:

tIDLE = Idle Timeout Duration

Time isoSPI Port powers down to the lower power consumption.

isoSPI IDLE Timer expired.

isoSPI Port is powered down.

### 3c) Sequence Tables.

When writing commands to the LTC6804 a sequence of events in various sections of the circuitry occur. The Tables that follow illustrate what happens when the device is awakened, accepts a command, then returns to a lower power state. The sections of circuitry are shown in Figure 4.




Figure 4. Circuit Sections of Interest for Command Processing. Refer to Figure 3 for the Core (3), and isoSPI port (2) State Diagrams.

Before sending any command three conditions must be known to create the appropriate **Wake-up byte and Delay time intervals.** These conditions are:

- 1. Current CORE Operational State: SLEEP, STANDBY or REFUP.
- 2. Current isoSPI PORT Operational State: IDLE, READY or ACTIVE.
- 3. Type of command to be sent: NON- ADC command, WRCFG (to set REFON=1) or START ADC command

The following summarizes these categories of commands.

### **NON-START ADC COMMANDS or NON-ADC COMMANDS:**

WRCFG, RDCVA, RDCVB, RDCVC, RDCVD, RDAUXA, RDAUXB, RDSTATA, RDSTATB, CLRCELL, CLRAUX, CLRSTAT, PLADC, DIAGN, WRI2C, RDI2C, and STI2C.

### **START ADC COMMANDS or ADC COMMANDS:**

ADCV, ADOW, CVST, ADCVAX, ADAX, AXST, ADSTAT, and STATST.

Depending on the type of command issued the state of circuit sections will vary. Tables 5, 6 and 7 show the sequence in time from left to right of events in each circuitry section with each of the three possible current CORE states and each of the three command types.

### Table 5: CORE==SLEEP Sequence Tables.

# CORE IS CURRENTLY IN SLEEP STATE (CORE==SLEEP):

Table 5a: WILL SEND NON-START ADC COMMAND:

						_								_							
4)	3)	2)		ڪ		Tabl	5)	4)	3)	2)		<u>_</u>		Tabl	5)	4)	<u>3</u>	2)		ڪ	
VREG INPUT	CORE OP STATE	isoSPI OP STATE	SERIAL DATA INPUT	CSB WAVEFORM	SERIAL DATA TYPE	Table 5c: WILL SEND START ADC COMMAND:	VREF1 & 2 OUTPUT	VREG INPUT	CORE OP STATE	isoSPI OP STATE	SERIAL DATA INPUT	CSB WAVEFORM	SERIAL DATA TYPE	Table 5b: WILL SEND WRCFG COMMAND TO SET REFON=1:	VREF1 & 2 OUTPUT	VREG INPUT	CORE OP STATE	isoSPI OP STATE	SERIAL DATA INPUT	CSB WAVEFORM	SERIAL DATA TYPE
OFF	SLEEP REFON==0	IDLE	NONE	HIGH		TART ADC COMM		OFF	SLEEP REFON==0	IDLE	NONE	HIGH		RCFG COMMAND		OFF	SLEEP REFON==0	JJDI	NONE	HIGH	
			0xXX	LOW	WAKE-UP	AND:					0xXX	LOW	WAKE UP	TO SET F					0xXX	LOW	WAKE UP
DRIVE PIN POWER-UP	SLEEP >>> tWAKE	IDLE >>> tWAKE*	NONE	HIGH			OFF	DRIVE PIN POWER-UP	SLEEP >>> tWAKE	IDLE >>> tWAKE*	NONE	HIGH		REFON=1:		DRIVE PIN POWER-UP	SLEEP >>> tWAKE	IDLE >>> tWAKE*	NONE	HIGH	
	STANDBY	READY***							STANDBY	READY***							STANDBY	READY***			
	STANDBY	* ACTIVE	START ADC	LOW	VALID COMMAND				STANDBY	* ACTIVE	WRCFG REFON=1	LOW	VALID COMMAND		OFF		STANDBY	* ACTIVE	NON-START ADC	LOW	VALID COMMAND
	tREFUP	READY					POWER-UP		tREFUP	READY								READY			
ON	REFUP	READY >>> tIDLE						ON		READY >>> tIDLE						NO		READY >>> tIDLE			
	MEASURE		7						REFU		7	ł					STANDBY >>> tSLEEP		7	1	
	STANDBY >>> tSLEEP	IDLE	NONE	HIGH			ON		REFUP >>> tSLEEP	IDLE	NONE	HIGH					tSLEEP	IDLE	NONE	HIGH	
OFF	SLEEP						OFF	OFF	SLEEP						 	OFF	SLEEP				

POWER-UP

### Table 6: CORE==STANDBY Seque

\*\* WHEN COREI-SLEEP AND isoSPI==IDLE, USE THE MAXIMUM (READY TIME AS A DELAY BETWEEN THE WAKE-UP BYTE AND VALID COMMAND.

\*\*\* WHEN COREI-SLEEP AND isoSPI==READY, NO WAKE-UP BYTE IS NEEDED BEFORE A VALID COMMAND.

qu	en	IC	е	Га	bl	es	<b>3</b> .																
5	4)	3)	2)	Г	ے		Tab	5)	4)	3)	2)		<u>_</u>		Tab	5)	4)	3)	2)		ے		Tab
VREF1 & 2 OUTPUT	VREG INPUT	CORE OP STATE	isoSPI OP STATE	SERIAL DATA INPUT	CSB WAVEFORM	SERIAL DATA TYPE	Table 6c: WILL SEND START ADC COMMAND:	VREF1 & 2 OUTPUT	VREG INPUT	CORE OP STATE	isoSPI OP STATE	SERIAL DATA INPUT	CSB WAVEFORM	SERIAL DATA TYPE	Table 6b: WILL SEND WRCFG COMMAND TO SET REFON=1:	VREF1 & 2 OUTPUT	VREG INPUT	CORE OP STATE	isoSPI OP STATE	SERIAL DATA INPUT	CSB WAVEFORM	SERIAL DATA TYPE	Table 6a: WILL SEND NON-START ADC COMMAND:
			IDLE	NONE	HIGH		ART ADC COMN				IDLE	NONE	HIGH		RCFG COMMAN				IDLE	NONE	HIGH		N-START ADC
		STANI		0xXX	LOW	WAKE-UP	AAND:			STANI		0xXX	LOW	WAKE-UP	D TO SET RE			STANI		0xXX	LOW	WAKE-UP	COMMAND:
OFF		STANDBY REFON==0	IDLE >>> tREADY**	NONE	HIGH			OFF		STANDBY REFON==0	IDLE >>> tREADY**	NONE	HIGH		EFON=1:			STANDBY REFON==0	IDLE >>> tREADY**	NONE	HIGH		
			READY***								READY***								READY***				
	ON	STANDBY	ACTIVE	START ADC	LOW	VALID COMMAND			ON	STANDBY	ACTIVE	WRCFG REFON=1	LOW	VALID COMMAND		OFF	NO	STANDBY	ACTIVE	NON-START ADC	LOW	VALID COMMAND	
POWER-UP		tREFUP	READY >>> tIDLE					POWER-UP	,	tREFUP	READY >>> tIDLE								READY >>> tIDLE				
0		REFUP	tIDLE								tIDLE								tIDLE				
ON		MEASURE								REFU								STANDBY >>> tSLEEP					
OFF		STANDBY >>> tSLEEP	IDLE	NONE	HIGH			ON		REFUP >>> tSLEEP	IDLE	NONE	HIGH					> tSLEEP	IDLE	NONE	HIGH		
	OFF	SLEEP						OFF	OFF	SLEEP							OFF	SLEEP					

CORE IS CURRENTLY IN STANDBY STATE (CORE==STANDBY):

### Table 7: CORE==REFUP Sequence Tables

\*\* WHEN COREI=SLEEP AND isoSPI==IDLE, USE THE MAXIMUM TREADY TIME AS A DELAY BETWEEN THE WAKE-UP BYTE AND VALID COMMAND.

\*\*\* WHEN COREI=SLEEP AND isoSPI==READY, NO WAKE-UP BYTE IS NEEDED BEFORE A VALID COMMAND.

 두

no			ak	le		_	l <sub>-i</sub>								l <sub>-i</sub>					_		
5) VREF1 & 2 OUTPUT	4) VREG INPUT	<ol> <li>CORE OP STATE</li> </ol>	2) isoSPI OP STATE	SERIAL DATA INPUT	1) CSB WAVEFORM	SERIAL DATA TYPE	Table 7c: WILL SEND START ADC COMMAND:	5) VREF1 & 2 OUTPUT	4) VREG INPUT	3) CORE OP STATE	2) isoSPI OP STATE	SERIAL DATA INPUT	1) CSB WAVEFORM	SERIAL DATA TYPE	Table 7b: WILL SEND WRCFG COMMAND TO SET REFON=0:	5) VREF1 & 2 OUTPUT	4) VREG INPUT	3) CORE OP STATE	2) isoSPI OP STATE	SERIAL DATA INPUT	1) CSB WAVEFORM	SERIAL DATA TYPE
			IDLE	NONE	HIGH		TART ADC COM				IDLE	NONE	HIGH		RCFG COMMAI				IDLE	NONE	HIGH	
		REF		0xXX	LOW	WAKE-UP	MAND:			REF		0xXX	LOW	WAKE-UP	ND TO SET R			REF		0xXX	LOW	WAKE-UP
		REFUP REFON==1	IDLE >>> tREADY**	NONE	HIGH			ON		REFUP REFON==1	IDLE >>> tREADY**	NONE	HIGH		EFON=0:			REFUP REFON==1	IDLE >>> tREADY**	NONE	HIGH	
			READY***								READY***								READY***			
NO	NO	REFUP	ACTIVE	START ADC	LOW	VALID COMMAND			ON	REFUP	ACTIVE	WRCFG REFON=0	LOW	VALID COMMAND		ON	NO	REFUP	ACTIVE	NON-START ADC	LOW	VALID COMMAND
		MEASURE	READY >>> tIDLE	_					,		READY >>> tIDLE						,		READY >>> tIDLE			
		REFUP >>> tSLEEP	IDLE	NONE	HIGH			OFF		STANDBY >>> tSLEEP	IDLE	NONE	HIGH					REFUP >>> tSLEEP	IDLE	NONE	HIGH	

CORE IS CURRENTLY IN REFUP STATE (CORE==REFUP):

SLEEP

4) Function to create isoSPI Wake-Up byte and delay before each command.

### isoSPI Wake-Up Function

```
// The following isoSPI Wake-Up Function will used by all commands.
// This function will create the necessary Wake-Up Byte and delay
// before a valid command based on LTC6804 Core State vs isoSPI State.
// Parameters:
// int1 t isoSPIMode : 0 = 4-wire SPI used.
                        1 = 2-wire isoSPI used.
//
// int1 t isoSPI IDLE : 0 = isoSPI in READY State.
                        1 = isoSPI in IDLE State.
// int1 t core SLEEP : 0 = LTC6804 Core in STANDBY/REFUP State.
                         1 = LTC6804 Core in SLEEP State.
// int1 t daisyChain : 0 = Addressable Parallel-Bus Communication.
                        1 = Daisy Chain Bus Communication.
// uint8 t totalDevices : XX = Total devices connected.
void isoSPI WakeUp Write(int1 t isoSPIMode, int1 t isoSPI IDLE, int1 t core SLEEP,
                       intl t daisyChain, uint8 t totalDevices)
   Core State (LTC6804 Core Operational States):
        SLEEP -> STANDBY (REFON==0) -> REFUP (REFON==1) ->
       MEASURE (ADC Conversion running)
   *
       isoSPI State (isoSPI Port Operational States):
       IDLE -> READY -> ACTIVE
  // Trigger to output a Wake-Up Byte.
   int1 t sendWakeUp
  // Variables to set delay time ensuring isoSPI State is READY (ISOSPI==READY).
   uint16_t isoWakeUpTime = 0;
uint8_t devicesConnected = 0;
   uint1\overline{6} t totalisoWakeUpTime = 0;
  // Decide if Wake-Up Byte is needed. If needed, calculate total isoSPI Wake-Up Time.
  if (isoSPIMode)
     // 2-wire isoSPI used.
     // Decide if Wake-Up Byte is necessary.
     if (isoSPI IDLE)
        // isoSPI State is IDLE (ISOSPI==IDLE).
        // WakeUp Byte is necessary.
        sendWakeUp = 1;
        // Set the correct isoSPI Wake-Up Time (uS) based on Core State.
        if (core SLEEP)
           // Core State is SLEEP (CORE==SLEEP).
           // VREG takes 300uS (tWAKE) to settle and power up the isoSPI Port to be
           // in READY State.
           isoWakeUpTime = 300;
        else if (! core SLEEP)
           // Core State is STANDBY or REFUP (CORE==STANDBY/REFUP).
           // VREG is already on or powered-up but isoSPI Port needs 10uS (tREADY)
           // to be in READY State.
           isoWakeUpTime = 10;
           }
```

```
// Set devicesConnected multiplier.
      if (daisyChain)
         // Daisy Chain Bus must Wake-Up each isoSPI Port one-by-one.
         devicesConnected = totalDevices;
      else if (! daisyChain)
         // Parallel-Addressable isoSPI Bus must Wake-Up only one isoSPI port.
         devicesConnected = 1;
      // Calculate total isoSPI Port Wake-Up Time.
      totalisoWakeUpTime = (isoWakeUpTime * devicesConnected);
   else if (! isoSPI IDLE)
      // isoSPI Operational State is READY (ISOSPI==READY).
      // Wake-Up Byte is unnecessary.
      sendWakeUp = 0;
else if (! isoSPIMode)
  // 4-wire SPI used.
  // Wake-Up Byte is unnecessary.
  sendWakeUp = 0;
// Finally, if necessary send the Wake-Up Byte!
if (sendWakeUp)
   // Send a Wake-Up byte.
   // Pull CSB low.
   output low(CSB);
   // Wake-Up Byte can be any value.
   spi write(0x00);
   // Pull CSB high.
   output high (CSB);
   // Give enough Wake-Up time for LTC6804 Cores to accept a valid command.
   delay_us(totalisoWakeUpTime);
} // end of void isoSPI_WakeUp_Write()
```

### 5) SPI command usage with scope photos:

### 5a) Address Read Configuration Registers (RDCFG) to confirm everything is connected.

The Address RDCFG command is the first command used to confirm all the device connections between the microcontroller and SPI communication code are done correctly. The Address RDCFG command reads the configuration of a single device only. Multiple Address RDCFG commands are necessary to read multiple addressable LTC6804-2 devices.

The Address RDCFG command is also commonly used after a Broadcast or Address Write Configuration Registers (WRCFG) command to confirm changes in the Configuration Registers (CFGR).

```
Total LTC6804-2 Address RDCFG communication bytes:

Single Device = 4 write bytes (2 x command + 2 x PEC) + 8 read bytes (6 x CFGR + 2 x PEC)

Multiple Devices = Number of Devices * (4 write bytes + 8 read bytes)
```


### **Read Configuration Registers**

```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
   // RDCFG VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
   const uint8_t TOTALDEVICES = 3;
// 4 Total Command Bytes = 2 bytes (CMD0 to CMD1) + 2 bytes (PECcmd0 to PECcmd1).
   const uint8 t TOTALCOMMANDBYTES = 4;
// 8 Total Data Bytes = 6 bytes (CFGR0 to CFGR5) + 2 bytes (PECcfgr0 to PECcfgr1).
   const uint8 t TOTALDATABYTES = 8;
// "for loop" variables.
   int8 t deviceIndex = 0;
   uint8 t dataIndex = 0;
// LTC6804-2 A0 to A3 Pin Addresses: Bottom = 0x1, Middle = 0x2, Top = 0x3.
// Each addressable device has an individual command.
// Create uint8 t command arrays for spi write().
   uint8_t ReadConfig_CommandArray[TOTALDEVICES][TOTALCOMMANDBYTES] =
       {
           } ;
// Create uint8 t data read arrays for spi read().
   uint8 t ReadConfig DataArray[TOTALDEVICES][TOTALDATABYTES] =
           { 0, 0, 0, 0, 0, 0, 0, 0, 0 }, // BOTTOM DEVICE. 
{ 0, 0, 0, 0, 0, 0, 0, 0 }, // MIDDLE DEVICE. 
{ 0, 0, 0, 0, 0, 0, 0, 0 } // TOP DEVICE.
       };
```

```
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 t isoSPIMode, int1 t isoSPI IDLE, int1 t core SLEEP,
   int1_t daisyChain, uint8_t totalDevices)
isoSPI_WakeUp_Write(isoSPIMode, isoSPI_IDLE, core_SLEEP, daisyChain, TOTALDEVICES);
// START OF ADDRESS RDCFG SPI WRITE THEN SPI READ:
// ON AN ADDRESSABLE STACK, EACH DEVICE IS SENT A COMMAND THEN DATA IS READ INDIVIDUALLY.
// RDCFG device order: 1) Bottom 2) Middle 3) Top.
   for (deviceIndex = 0; deviceIndex < TOTALDEVICES; deviceIndex++)</pre>
       // | deviceIndex | devicePosition | Step |
       // | 0 | Bottom (B) | 1-4 |
                       // |
                1
       // |
                2
        // 1) Pull CSB low.
       output low(CSB);
       // 2) Send Address RDCFG command and PEC Bytes to current LTC6804-2.
       spi write(ReadConfig CommandArray[deviceIndex][0]);
       spi_write(ReadConfig_CommandArray[deviceIndex][1]);
       spi_write(ReadConfig_CommandArray[deviceIndex][2]);
       spi_write(ReadConfig_CommandArray[deviceIndex][3]);
       // 3) Read the 8 CFGR bytes from current LTC6804-2.
       for (dataIndex = 0; dataIndex < TOTALDATABYTES; dataIndex++)</pre>
            // | dataIndex | byteReadBack | dataIndex | byteReadBack |
           // | 0 | CFGR0 | 4 | CFGR4 |
                         | CFGR1
            // |
                                               5
                    1
                                                   | CFGR5
                  2 | CFGR2 | 6 | PECCcfgr0 | 3 | CFGR3 | 7 | PECCcfgr1 |
           // |
           // |
           ReadConfig DataArray[deviceIndex][dataIndex] = spi read(0);
       // 4) Pull CSB high.
       output high (CSB);
       // 5) Repeat steps 1) to 4) to Address RDCFG Middle LTC6804-2.
       // 6) Repeat steps 1) to 4) to Address RDCFG Top LTC6804-2.
// END OF ADDRESS RDCFG SPI WRITE THEN SPI READ:
```

Example Address Read Configuration (RDCFG) Pictures of 3 Stacked LTC6804-2 Devices with Wake-Up Byte:

- A) Wake-Up Byte. First Address RDCFG device (B): 1) CSB low. 2) Send Address RDCFG + PEC. 3) Read CFGR. 4) CSB high.
- 5) Second Address RDCFG device (M) steps 1) 4). 6) Third Address RDCFG device (T) steps 1) 4).



Picture 1: Overall View.

1		2	3	4			10.00%/	/ 100.	05/ T	rig'd?
$D_2$	MOSI1									
$\mathbb{D}_3$	MISO1									
$\mathbb{D}_{1}$	CLK1									
$D_0$	~CS1				7					
		R	ead Con	figurati	on (RDC	FG) 3-S	tack LTC	6804-2		
					, I					
			2					3		
$\mathbb{D}_2$	MOSI1									
$D_3$	MISO1					İ				
$\mathbb{D}_1$	CLK1									$\mathbb{M}$
$D_0$	~CS1	. 1								
	. , .			. , .						,
S <sub>1</sub>	MOSI-		( 88		2	A8	E0	00		00
	MISO-		( FF	F	F	FF	FF	F0		00

Picture 2: Bottom Device Command + PEC Bytes Zoom.

Note 1: DC1942B LTC6804-2 GPIO1 is normally low and CFGRO reads 0xFO instead of 0xF8.

Note 2: When using a LTC6820 isoSPI Interface device as an isoSPI Master, SPI Reads will have narrow high pulses on MISO/SDO when SCK cycles low and MISO/SDO data is low. These 50nS narrow pulses are the isoSPI receive pulses or isoSPI Data Half-Pulse Widths (t1/2PW(D)). Direct 4-wire SPI Interface to a LTC6804 without a LTC6820, will not have narrow MISO/SDO pulses during SPI Reads.

# 5b) Address Write Configuration (WRCFG) to individually set each device flag thresholds and reduce ADC measurement time.

The Address WRCFG command sets the configuration of a single device only. Multiple Address WRCFG commands are necessary to set different configurations to multiple addressable LTC6804-2 devices.

After a Broadcast or Address WRCFG, use the Address Read Configuration (RDCFG) command to confirm changes in the Configuration Registers (CFGR).

```
Total LTC6804-2 Address WRCFG communication bytes:
```

```
Single Device = 4 write bytes (2 x command + 2 x PEC) + 8 data write bytes (6 x CFGR + 2 x PEC)
Multiple Devices = Number of Devices * (4 write bytes + 8 data write bytes)
```


### **Write Configuration Registers**

```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
   // WRCFG VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
   const uint8 t TOTALDEVICES = 3;
// 4 Total Command Bytes = 2 bytes (CMD0 to CMD1) + 2 bytes (PECcmd0 to PECcmd1).
   const uint8 t TOTALCOMMANDBYTES = 4;
// 8 Total Data Bytes = 6 bytes (CFGR0 to CFGR5) + 2 bytes (PECcfgr0 to PECcfgr1).
   const uint8 t TOTALDATABYTES = 8;
// "for loop" variables.
   int8 t deviceIndex = 0;
   uint8 t dataIndex = 0;
// LTC6804-2 A0 to A3 Pin Addresses: Bottom = 0x1, Middle = 0x2, Top = 0x3.
// Each addressable device has an individual command.
// Create uint8 t command arrays for spi write().
   uint8 t WriteConfig CommandArray[TOTALDEVICES][TOTALCOMMANDBYTES] =
          { 0x88, 0x01, 0xBE, 0x84 }, // BOTTOM DEVICE. 
{ 0x90, 0x01, 0x21, 0xB4 }, // MIDDLE DEVICE. 
{ 0x98, 0x01, 0xD2, 0x4A } // TOP DEVICE.
       } ;
// Configure all 3 devices on the Parallel-Addressable LTC6804-2 stack to have:
// 1. GPIO1 to GPIO5 = 1 (input mode).
// 2. REFON
                    = 1 (VREF1 and VREF2 normally on)
                      With REFON==1, there is no Reference Wake-Up Time (tREFUP).
// NOTE: Flags are given arbitrary values to help differentiate between the devices.
              | DEVICE#1 | DEVICE#2 | DEVICE#3 |
// 3. UnderVoltageFlag = | 3.1008V | 3.2000V | 2.3008V |
// 4. OverVoltageFlag = | 4.1008V | 4.2000V | 4.3008V |
// | Register | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
```

```
// Create uint8 t data write arrays for spi write().
    uint8 t WriteConfig DataArray[TOTALDEVICES][TOTALDATABYTES] =
        {
             { 0 \times FC, 0 \times 02, 0 \times 2A, 0 \times 79, 0 \times 00, 0 \times 00, 0 \times 05, 0 \times AE }, // BOTTOM DEVICE. { 0 \times FC, 0 \times 40, 0 \times 0A, 0 \times 7D, 0 \times 00, 0 \times 00, 0 \times 41, 0 \times 14 }, // MIDDLE DEVICE.
             { 0xFC, 0x7F, 0xFA, 0x80, 0x00, 0x00, 0x03, 0x10 } // TOP DEVICE.
        };
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 t isoSPIMode, int1 t isoSPI IDLE, int1 t core SLEEP,
                                 int1 t daisyChain, uint8 t totalDevices)
//
    isoSPI WakeUp Write(isoSPIMode, isoSPI IDLE, core SLEEP, daisyChain, TOTALDEVICES);
// START OF ADDRESS WRCFG SPI WRITE:
// ON AN ADDRESSABLE STACK, EACH DEVICE IS SENT A COMMAND AND DATA INDIVIDUALLY.
// WRCFG device order: 1) Top 2) Middle 3) Bottom.
    for (deviceIndex = 2; deviceIndex > -1; deviceIndex--)
        // | deviceIndex | devicePosition | Step |
        // | 2 | Top (T) | 1-4 |
                           | Middle (M)
                                              | 5 |
                   1
                          | Bottom (B) | 6
                   0
        // 1) Pull CSB low.
        output low(CSB);
        // 2) Send Address WRCFG command and PEC Bytes to current LTC6804-2.
        spi write(WriteConfig CommandArray[deviceIndex][0]);
        spi_write(WriteConfig CommandArray[deviceIndex][1]);
        spi_write(WriteConfig CommandArray[deviceIndex][2]);
        spi_write(WriteConfig CommandArray[deviceIndex][3]);
        // 3) Write the 8 CFGR bytes to current LTC6804-2.
        for (dataIndex = 0; dataIndex < TOTALDATABYTES; dataIndex++)</pre>
             // | dataIndex | byteWrite | dataIndex | byteWrite | // | 0 | CFGR0 | 4 | CFGR4 |
             // |
                                             - 1
                             | CFGR1
                                                     5
                                                           | CFGR5
                       1
                                                                            -
                                                 6 | PECCcfgr0
7 | PECCcfgr1
                   2 | CFGR2
3 | CFGR3
             // |
                                              - 1
                                            - 1
             // [
             spi write(WriteConfig DataArray[deviceIndex][dataIndex]);
        // 4) Pull CSB high.
        output high(CSB);
        // 5) Repeat steps 1) to 4) to Address WRCFG Middle LTC6804-2.
        // 6) Repeat steps 1) to 4) to Address WRCFG Bottom LTC6804-2.
// END OF ADDRESS WRCFG SPI WRITE:
```

Example Address Write Configuration (WRCFG) Pictures of 3 Stacked LTC6804-2 Devices with Wake-Up Byte.

- A) Wake-Up Byte. First Address WRCFG device (T): 1) CSB low. 2) Send Address WRCFG + PEC. 3) Write CFGR. 4) CSB high.
- 5) Second Address WRCFG device (M): steps 1) 4). 6) Third Address WRCFG device (B): Steps 1) 4).



Picture 3: Overall View.

1		2	3	4			10.00\$/	100.	0°s/ [ ]	rig'd?
$D_2$	MOSI1									
$D^3$	MISO1									
$\mathbb{D}_{1}$	CLK1									
$D_0$	~CS1									
		W	rite Con	figuratio	on (WRC	FG) 3-S	tack LT0	C6804-2		
				Α	:					
_					:					
$\mathbb{D}_2$	MOSI1				:					
$D^3$	MISO1				:	:				
$\mathbb{D}_1$	CLK1									
$D_0$	~CS1				:					
					:					
				8.0	KS :	:				
S <sub>1</sub>	MOSI-			00	$\supset$					
	MISO-			( FF						

Picture 4: Wake-Up Byte Zoom.

1	_	2	3	[4]			10.00s/	100.	0°/ T	rig'd?
$D_2$	MOSI1									
$D^3$	MISO1									
$\mathbb{D}_{1}$	CLK1									
$D_0$	~CS1				Π					
		W	rite Con	figuratio	on (WRC	FG) 3-S	tack LT0	C6804-2		
			2				3			
$D_2$	MOSI1									
D3	MISO1				:					
$\mathbb{D}_1$	CLK1_		_000001							
$D_0$	~CS1	1			:	:				
	. , .									
					:					
S <sub>1</sub>	MOSI-		98	01	D2 :	4A	FC	7F	FA	80
	MISO-		( FF	FF	FF :	: FF	FF	FF	FF	FF

Picture 5: Top Device Command + PEC Bytes Zoom.

# 5c) Broadcast Write Configuration (WRCFG) simultaneously set all devices to identical flag thresholds and reduce ADC measurement time.

The LTC6804-2 Broadcast WRCFG command sets all devices to identical configurations. If cells are discharged by setting CFGR0.DCC[x] bits to 1, all devices on Parallel-Addressable isoSPI Bus will discharge identical cells. Example: Broadcast WRCFG DCC12 = 1, all LTC6804-2 devices on bus will discharge Cell12.

After a Broadcast or Address WRCFG, use the Address Read Configuration (RDCFG) command to confirm changes in the Configuration Registers (CFGR).

Total LTC6804-2 Broadcast WRCFG communication bytes:

```
Single Device = 4 write bytes (2 x command + 2 x PEC) + 8 data write bytes (6 x CFGR + 2 x PEC)
Multiple Devices = 4 write bytes + 8 data write bytes
```

### **Write Configuration Registers**

```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
   // WRCFG VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
   const uint8 t TOTALDEVICES = 3;
// 8 Total Data Bytes = 6 bytes (CFGR0 to CFGR5) + 2 bytes (PECcfgr0 to PECcfgr1).
   const uint8 t TOTALDATABYTES = 8;
// "for loop" variables.
   uint8 t dataIndex = 0;
// Configure all 3 devices on the Parallel-Addressable LTC6804-2 stack to have:
// 1. GPIO1 to GPIO5 = 1 (input mode).
            = 1 (VREF1 and VREF2 normally on, With REFON==1, there is no Reference Wake-Up Time (tREFUP).
// 2. REFON
// 3. UnderVoltageFlag = 2.7008V
// 4. OverVoltageFlag = 4.200V
// Create uint8 t data write arrays for spi write().
   uint8 t WriteConfig DataArray[TOTALDATABYTES] =
       \{0xFC, 0x97, 0x16, 0xA4, 0x00, 0x00, 0xCD, 0x9E\}; //ALL DEVICES.
```

```
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 t isoSPIMode, int1 t isoSPI IDLE, int1 t core SLEEP,
                                  int1_t daisyChain, uint8_t totalDevices)
    isoSPI WakeUp Write(isoSPIMode, isoSPI IDLE, core SLEEP, daisyChain, TOTALDEVICES);
// START OF BROADCAST WRCFG SPI WRITE:
// 1) Pull CSB low.
    output low(CSB);
// 2) Send Broadcast WRCFG command (0x00 0x01) and PEC Bytes (0x3D 0x6E).
    spi write(0x00);
    spi write(0x01);
    spi write(0x3D);
    spi write(0x6E);
// 3) Write the 8 CFGR bytes to all LTC6804-2 devices.
    for (dataIndex = 0; dataIndex < TOTALDATABYTES; dataIndex++)</pre>
        // | dataIndex | byteWrite | dataIndex | byteWrite | // | 0 | CFGR0 | 4 | CFGR4 | // | 1 | CFGR1 | 5 | CFGR5 | // | 2 | CFGR2 | 6 | PECCcfgr0 | // | 3 | CFGR3 | 7 | PECCcfgr1 |
         spi write(WriteConfig DataArray[dataIndex]);
// 4) Pull CSB high.
    output high (CSB);
// END OF BROADCAST WRCFG SPI WRITE:
```

### 5d) Address Start Cell Voltage ADC Conversion and Poll Status (ADCV) to have one device measure cells.

The Address ADCV command is very useful to concentrate on a single device monitoring a specific group of cells without having all devices on the bus unnecessarily measuring cells.

Polling immediately after the Address ADCV command is an normal way to determine when an addressable device ADC conversion has completed. However, an issue with this polling method is the microcontroller is not free to do other serial communication while waiting for ADC conversions to complete.

After ADC Conversions have completed, use the 4 Address Read Cell Voltage Register commands (RDCVA (1-3), RDCVB (4-6), RDCVC (7-9), and RDCVD (10-12)) to read the cell voltage results.

Total LTC6804-2 Address ADCV communication bytes:

```
Single Device with polling = 4 write bytes (2 \times 1 + n^*) polling read bytes Single Device without polling = 4 write bytes
```

n\*= The number of polling read bytes is dependent on the Measurement + Calibration Cycle Time (tCYCLE).

### Start Cell Voltage ADC Conversion


(Parallel-Addressable configuration, 3 stacked devices) (All cells, normal mode with discharge permitted) and poll status.

```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
   // ADCV VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
   const uint8 t TOTALDEVICES = 3;
// 4 Total Command Bytes = 2 bytes (CMD0 to CMD1) + 2 bytes (PECcmd0 to PECcmd1).
   const uint8 t TOTALCOMMANDBYTES = 4;
// Stores results while reading MISO/SDO to confirm ADC Conversions have completed.
   uint8 t sDORead = 0x00;
// Send ADCV command to the middle device only.
// | deviceIndex | devicePosition |
// | 0 | Bottom (B) |
    1 | Middle (M)
2 | Top (T)
// [
// |
   int8 t deviceIndex = 1;
// LTC6804-2 A0 to A3 Pin Addresses: Bottom = 0x1, Middle = 0x2, Top = 0x3.
// Each addressable device has an individual command.
//
     1. ADC Mode
                   = Normal (MD[1:0] = 10).
     2. Discharge Permitted = True
                                      (DCP
     3. Cell Selection = All Cells (CH[2:0] = 000).
// Create uint8 t command arrays for spi write().
   uint8 t StartCellConversion CommandArray[TOTALDEVICES][TOTALCOMMANDBYTES] =
       { 0x8B, 0x70, 0x2C, 0xA8 }, // BOTTOM DEVICE. 
{ 0x93, 0x70, 0xB3, 0x98 }, // MIDDLE DEVICE. 
{ 0x9B, 0x70, 0x40, 0x66 } // TOP DEVICE.
   } ;
```


```
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 t isoSPIMode, int1 t isoSPI IDLE, int1 t core SLEEP,
                              int1_t daisyChain, uint8_t totalDevices)
    isoSPI_WakeUp_Write(isoSPIMode, isoSPI IDLE, core SLEEP, daisyChain, TOTALDEVICES);
// START OF ADDRESS ADCV AND POLL SPI WRITE THEN SPI READ:
// 1) Pull CSB low.
   output low(CSB);
// 2) Send Address ADCV command and PEC Bytes to current LTC6804-2.
    spi write(StartCellConversion CommandArray[deviceIndex][0]);
    spi write(StartCellConversion CommandArray[deviceIndex][1]);
    spi write(StartCellConversion CommandArray[deviceIndex][2]);
    spi write(StartCellConversion CommandArray[deviceIndex][3]);
// 3) MISO/SDO output of the current device is pulled low for the duration of the
     conversion (~ XX ms).
// 4) Continue to send clock pulses on SCK to simultaneously prevent isoSPI
      Idle Timeout (tIDLE) to IDLE state and monitor/read the updated MISO/SDO
      output after every pulse.
    while (sDORead != 0xFF)
        // 5) MISO/SDO output goes high indicating conversions are complete for
        // the current device.
        // Keep on reading MISO/SDO until sDORead==0xFF; signifying the ADC
        // Conversion has completed!
        sDORead = spi read(0);
// 6) Pull CSB high to exit polling.
    output high (CSB);
// END OF ADDRESS ADCV AND POLL SPI WRITE THEN SPI READ:
```

Example Address Start Cell Voltage ADC and Poll Status (ADCV) Pictures of a Single LTC6804-2 Device with Wake-Up Byte.

A) Wake-Up Byte. Address ADCV device (M): 1) CSB low. 2) Send Address ADCV + PEC. 3) ADC Conversion started; MISO/SDO output is low. 4) Poll ADC by reading MISO/SDO output. 5) ADC Conversion completed; MISO/SDO output is high. 6) CSB high.



See Picture 2 Note 2 about narrow MISO/SDO pulses.



Picture 8: Device Finished with Conversion Zoom. See Picture 2 Note 2 about narrow MISO/SDO pulses.

### 5e) Broadcast Start Cell Voltage ADC Conversion (ADCV) to have all devices simultaneously measure cells.

The Broadcast ADCV command saves time by having all devices on the bus simultaneously measure cells; very useful for getting all cell voltages at a point in time.

Use the Address Poll ADC (PLADC) command to confirm when the ADC Conversions have completed for one of the devices.

After ADC Conversions have completed, use the 4 Address Read Cell Voltage Register commands (RDCVA (1-3), RDCVB (4-6), RDCVC (7-9), and RDCVD (10-12)) to read the cell voltage results.

Total LTC6804-2 Broadcast ADCV communication bytes:

Single Device without polling = 4 write bytes (2 x command + 2 x PEC)

Multiple Devices without polling = 4 write bytes

### Start Cell Voltage ADC Conversion

(Parallel-Addressable configuration, 3 stacked devices) (All cells, normal mode with discharge permitted)

```
// isoSPI_WakeUp_Write() FUNCTION VARIABLE DECLARATION:
   // LTC6804 Core in SLEEP State (CORE==SLEEP).
// ADCV VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
  const int8 TOTALDEVICES
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 isoSPIMode, int1 isoSPI IDLE, int1 core SLEEP,
                           int1 daisyChain, int8 totalDevices)
   isoSPI WakeUp Write(isoSPIMode, isoSPI IDLE, core SLEEP, daisyChain, TOTALDEVICES);
// START OF BROADCAST ADCV SPI WRITE:
// 1) Pull CSB low.
   output low(CSB);
// 2) Send ADCV command (0x03 0x70) and PEC Bytes (0xAF 0x42).
   1) ADC Mode = Normal (MD[1:0] = 10).
   2) Discharge Permitted = True
                                   (DCP = 1).
   3) Cell Selection = All Cells (CH[2:0] = 000).
   spi write(0x03);
   spi write (0x70);
   spi write(0xAF);
   spi_write(0x42);
// 3) Pull CSB high.
   output high (CSB);
// END OF BROADCAST ADCV SPI WRITE:
```

# 5f) Address Poll ADC Status (PLADC) to perform other tasks during an ADC Conversion of one device then return to confirm ADC Conversions have completed.

The Address PLADC command is another normal way to determine when an addressable device ADC conversion has completed but allows the microcontroller to perform other tasks after Start ADC Command such as ADCV.

Example of using the Address PLADC command instead of polling immediately after an ADCV command:

- 1) A Broadcast or Address ADCV command is sent without polling. 2) Other tasks are performed.
- 3) An Address PLADC command polls an addressable device ADC until the conversions have completed.

After ADC Conversions have completed, use the 4 Address Read Cell Voltage Register commands (RDCVA (1-3), RDCVB (4-6), RDCVC (7-9), and RDCVD (10-12)) to read the cell voltage results.

Total LTC6804-2 Address PLADC communication bytes:

```
Single Device with polling = 4 write bytes (2 \times \text{command} + 2 \times \text{PEC}) + n^* polling read bytes Single Device without polling = 4 write bytes
```

n\*= The number of polling read bytes is dependent on the Measurement + Calibration Cycle Time (tCYCLE).

### **Poll ADC status**

```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
    // PLADC VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
    const uint8 t TOTALDEVICES = 3;
// 4 Total Command Bytes = 2 bytes (CMD0 to CMD1) + 2 bytes (PECcmd0 to PECcmd1).
    const uint8 t TOTALCOMMANDBYTES = 4;
// Stores results while reading MISO/SDO to confirm ADC Conversions have completed.
    uint8 t sDORead = 0x00;
// Send Address PLADC command to the middle device only.
// | deviceIndex | devicePosition |
// | 0 | Bottom (B) | // | 1 | Middle (M) | // | 2 | Top (T) |
   int8 t deviceIndex = 1;
// LTC6804-2 A0 to A3 Pin Addresses: Bottom = 0x1, Middle = 0x2, Top = 0x3.
// Each addressable device has an individual command.
// Create uint8 t command arrays for spi write().
    uint8 t PollADC CommandArray[TOTALDEVICES][TOTALCOMMANDBYTES] =
            { 0x8F, 0x14, 0x70, 0x86 }, // BOTTOM DEVICE.
{ 0x97, 0x14, 0xEF, 0xB6 }, // MIDDLE DEVICE.
{ 0x9F, 0x14, 0x1C, 0x48 } // TOP DEVICE.
        };
```

```
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 isoSPIMode, int1 isoSPI IDLE, int1 core SLEEP,
                              int1 daisyChain, int8 totalDevices)
   isoSPI WakeUp Write(isoSPIMode, isoSPI IDLE, core SLEEP, daisyChain, TOTALDEVICES);
// START OF ADDRESS PLADC SPI WRITE THEN SPI READ:
// 1) Pull CSB low.
    output low(CSB);
// 2) Send Address PLADC command and PEC Bytes to current LTC6804-2.
    spi write(PollADC CommandArray[deviceIndex][0]);
    spi write(PollADC CommandArray[deviceIndex][1]);
    spi write(PollADC CommandArray[deviceIndex][2]);
    spi write(PollADC CommandArray[deviceIndex][3]);
// 3) MISO/SDO output of the bottom device is pulled low for the duration of the
     conversion (~ XX ms).
// 4) Continue to send clock pulses on SCK to simultaneously prevent isoSPI
11
     Idle Timeout (tIDLE) to IDLE state and monitor/read the updated MISO/SDO
      output after every pulse.
    while (sDORead != 0xFF)
        // 5) MISO/SDO output goes high indicating conversions are complete for
        // the current device.
        // Keep on reading MISO/SDO until sDORead==0xFF; signifying the ADC
        // Conversion has completed!
        sDORead = spi read(0);
        }
// 6) Pull CSB high to exit polling.
    output high (CSB);
// END OF ADDRESS PLADC SPI WRITE THEN SPI READ:
```

# 5g) Address Read Cell Voltage Register Group A (RDCVA) to individually read Cells 1 to 3 results from each device.

The LTC6804 only allows readback of 3 cell voltage results at one time. To read all 12 cell voltage results require sending 4 Read Cell Voltage Register commands (RDCVA (1-3), RDCVB (4-6), RDCVC (7-9), and RDCVD (10-12)).

The Address RDCVA command reads the 3 cell voltage results of a single device only. Multiple Address RDCVA commands are necessary to read multiple addressable LTC6804-2 devices.

The Address RDCVA and other Address RDCVx commands are used after ADC Conversions have completed to read the cell voltage results with the following Broadcast or Address Start ADC commands:

- 1) Start Cell Voltage ADC Conversion (ADCV) 2) Start Open Wire ADC Conversion (ADOW)
- 3) Start Self-Test Cell Voltage Conversion (CVST) 4) Start Combined Cell Voltage and GPIO1, GPIO2 Conversion (ADCVAX) and 5) Clear Cell Voltage Register Group (CLRCELL).

Total LTC6804-2 Address RDCVA communication bytes:

```
Single Device = 4 write bytes (2 x command + 2 x PEC) + 8 read bytes (6 x CVAR + 2 x PEC)
Multiple Devices = Number of Devices * (4 write bytes + 8 read bytes)
```

### Read Cell Voltage Register Group A


```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
    // RDCVA VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
    const uint8 t TOTALDEVICES = 3;
// 4 Total Command Bytes = 2 bytes (CMD0 to CMD1) + 2 bytes (PECcmd0 to PECcmd1).
    const uint8 t TOTALCOMMANDBYTES = 4;
// 8 Total Data Bytes = 6 bytes (CFGR0 to CFGR5) + 2 bytes (PECcvar0 to PECcvar1).
    const uint8 t TOTALDATABYTES = 8;
// "for loop" variables.
    int8 t deviceIndex = 0;
    uint\overline{8} t dataIndex = 0;
// LTC6804-2 A0 to A3 Pin Addresses: Bottom = 0x1, Middle = 0x2, Top = 0x3.
// Each addressable device has an individual command.
// Create uint8 t command arrays for spi write().
    uint8 t RDCVA CommandArray[TOTALDEVICES][TOTALCOMMANDBYTES] =
    {
        { 0x88, 0x04, 0x84, 0x28 }, // BOTTOM DEVICE. 
{ 0x90, 0x04, 0x1B, 0x18 }, // MIDDLE DEVICE. 
{ 0x98, 0x04, 0xE8, 0xE6 } // TOP DEVICE.
    } ;
// Create uint8 t data read arrays for spi read().
    uint8 t RDCVA DataArray[TOTALDEVICES][TOTALDATABYTES] =
        { 0, 0, 0, 0, 0, 0, 0, 0, 0 }, // BOTTOM DEVICE. 
{ 0, 0, 0, 0, 0, 0, 0, 0 }, // MIDDLE DEVICE. 
{ 0, 0, 0, 0, 0, 0, 0, 0 } // TOP DEVICE.
    };
```

```
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 isoSPIMode, int1 isoSPI IDLE, int1 core SLEEP,
                             int1 daisyChain, int8 totalDevices)
   isoSPI WakeUp Write(isoSPIMode, isoSPI IDLE, core SLEEP, daisyChain, TOTALDEVICES);
// START OF ADDRESS RDCVA SPI WRITE THEN SPI READ:
// ON AN ADDRESSABLE STACK, EACH DEVICE IS SENT A COMMAND THEN DATA IS READ INDIVIDUALLY.
// RDCVA device order: 1) Bottom 2) Middle 3) Top.
   for (deviceIndex = 0; deviceIndex < TOTALDEVICES; deviceIndex++)</pre>
       // | deviceIndex | devicePosition | Step |
       // | 0 | Bottom (B) | 1-4 |
       // |
                 1
                       | Middle (M)
                                       | 5 |
                      | Top (T) | 6
       // [
               2
       // 1) Pull CSB low.
       output low(CSB);
       // 2) Send Address RDCVA command and PEC Bytes to current LTC6804-2.
       spi write(RDCVA CommandArray[deviceIndex][0]);
       spi_write(RDCVA_CommandArray[deviceIndex][1]);
       spi_write(RDCVA_CommandArray[deviceIndex][2]);
       spi write(RDCVA CommandArray[deviceIndex][3]);
       // 3) Read the 8 CVAR bytes from current LTC6804-2.
       for (dataIndex = 0; dataIndex < TOTALDATABYTES; dataIndex++)</pre>
           // | dataIndex | byteReadBack | dataIndex | byteReadBack |
           // | 0 | CVAR0 | 4 | CVAR4
                                                  | CVAR5
           // [
                    1
                                              5
                         | CVAR1
                                       // |
                   2 | CVAR2 | 6
3 | CVAR3 | 7
                                              6 | PECcvar0
           // |
                                                  | PECcvar1
                                                                 - 1
           RDCVA DataArray[deviceIndex][dataIndex] = spi read(0);
       // 4) Pull CSB high.
       output high (CSB);
       // 5) Repeat steps 1) to 4) to Address RDCVA Middle LTC6804-2.
       // 6) Repeat steps 1) to 4) to Address RDCVA Top LTC6804-2.
// END OF ADDRESS RDCVA SPI WRITE THEN SPI READ:
```

### 5h) Typical ADCV, PLADC, and RDCVA command usage together.

Example Command Sequence Pictures of 3 Stacked LTC6804-2 Devices:

A) Wake-Up Byte. B) Broadcast Start Cell Voltage ADC (ADCV). C) Perform Other Tasks for 3mS. D) Address Poll ADC (PLADC) until Conversion is done. E) Address Read Cell Voltage Group Register A (RDCVA).



Picture 10: Address PLADC and Address RDCVA Zoom. See Pictures 7 and 8 for detailed polling.

Note 3: The PLADC and RDCVA isoSPI\_WakeUP\_Write() function parameters isoSPI\_IDLE=0 and core\_SLEEP=0.

1		2	3	4			50.00\$/	1.00	)O\$/	Trig'd?
$\mathbb{D}_2$	MOSI1									
$D_3$	MISO1									
$D_1$	CLK1									
$D_0$	~CS1									
		Poll A	DC Statu	ıs (PLAC	C) Typi	cal Usa	ge 3-Stac	k LTC	804-2	
	Sequen	ce = A) \	Nake-Up	Byte B	ADCV	C) Do o	ther task	s D) PL	ADC E)	RDCVA
		8	2 3		-	5		6		
$\mathbb{D}_2$	Mosîi∐									
D3	MISO1									
$D_1$	CLK1									
$D_0$	~CS1_				$\prod$					
				, , ,	4					
	72	I KS		96 CLK	3	96	O KS		96 CLKS	
S <sub>1</sub>	MOSI) O	00)—(8	8 04 84	28 00	<b>)-(</b> 90 04	1B 18	00 🕽 📢	04 E8	E6 00 (	
	MISO) O	) <b>(</b> F	F FF FF	FF 4F	FF FF	FF FF	E9 <b>} \</b> FF	FF FF	FF C8 7	<b>}</b>

Picture 11: Address RDCVA Zoom. See Picture 2 Note 2 about narrow MISO/SDO pulses.

### 5i) Address Clear Cell Voltage Registers (CLRCELL) to clear one device Cell Voltage Registers to ones.

One type of register diagnostics is to clear previous results by setting all bytes to ones or 0xFf's. Clearing previous results can also be used for determining if any register bits are stuck high or low. The Address Clear Cell Voltage Registers (CLRCELL) command clears a single device Cell Voltage Register Groups A, B, C and D (CVAR, CVBR, CVCR, and CVDR).

After a Broadcast or Address CLRCELL command, use the 4 Address Read Cell Voltage Register commands (RDCVA (1-3), RDCVB (4-6), RDCVC (7-9), and RDCVD (10-12)) to read the cell voltage results.

Cell voltage results can be read immediately with the 4 Address RDCVx commands because the Broadcast or Address CLRCELL command does not have a Measurement + Calibration Cycle Time (tCYCLE).

Total LTC6804-2 Address CLRCELL communication bytes: Single Device = 4 write bytes (2 x command + 2 x PEC)

### **Clear Cell Voltage Registers**

```
// isoSPI_WakeUp_Write() FUNCTION VARIABLE DECLARATION:
   // CLRCELL VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
   const uint8 t TOTALDEVICES = 3;
// 4 Total Command Bytes = 2 bytes (CMD0 to CMD1) + 2 bytes (PECcmd0 to PECcmd1).
   const uint8 t TOTALCOMMANDBYTES = 4;
// Send Address CLRCELL command to the middle device only.
// | deviceIndex | devicePosition |
// | 0 | Bottom (B) |
      1 | Middle (M)
2 | Top (T)
// [
// |
   int8 t deviceIndex = 1;
// LTC6804-2 A0 to A3 Pin Addresses: Bottom = 0x1, Middle = 0x2, Top = 0x3.
// Each addressable device has an individual command.
// Create uint8 t command arrays for spi write().
   uint8 t ClearCell CommandArray[TOTALDEVICES][TOTALCOMMANDBYTES] =
      {
          } ;
```

## 5j) Broadcast Clear Cell Voltage Registers (CLRCELL) to simultaneously clear the Cell Voltage Registers of all devices to ones.

One type of register diagnostics is to clear previous results by setting all bytes to ones or 0xFF's. Clearing previous results can also be used for determining if any register bits are stuck high or low. The Broadcast Clear Cell Voltage Registers (CLRCELL) command saves time by having all devices on the bus simultaneously clear Cell Voltage Register Groups A, B, C and D (CVAR, CVBR, CVCR, and CVDR).

After a Broadcast or Address CLRCELL command, use the 4 Address Read Cell Voltage Register commands (RDCVA (1-3), RDCVB (4-6), RDCVC (7-9), and RDCVD (10-12)) to read the cell voltage results.

Cell voltage results can be read immediately with the 4 Address RDCVx commands because the Broadcast or Address CLRCELL command does not have a Measurement + Calibration Cycle Time (tCYCLE).

```
Total LTC6804-2 Broadcast CLRCELL communication bytes:

Single Device = 4 write bytes (2 x command + 2 x PEC)

Multiple Devices = 4 write bytes
```

### **Clear Cell Voltage Registers**

```
// isoSPI WakeUp Write() FUNCTION VARIABLE DECLARATION:
   // CLRCELL VARIABLE DECLARATION:
// 3 Total Devices = (Bottom (B) Index=0) + (Middle (M) Index=1) + (Top (T) Index=2).
  const int8 TOTALDEVICES = 3;
// A) Function will create a Wake-Up Byte based on LTC6804 Core State vs isoSPI State.
// void = isoSPI WakeUp Write(int1 isoSPIMode, int1 isoSPI IDLE, int1 core SLEEP,
                           intl daisyChain, int8 totalDevices)
  isoSPI WakeUp Write (isoSPIMode, isoSPI IDLE, core SLEEP,
                    daisyChain, TOTALDEVICES);
// START OF BROADCAST CLRCELL SPI WRITE:
// 1) Pull CSB low.
  output low(CSB);
// 2) Send CLRCELL command (0x07 0x11) and PEC Bytes (0xC9 0xC0).
  spi write (0x07);
  spi write(0x11);
  spi write(0xC9);
  spi write(0xC0);
// 3) Pull CSB high.
  output high (CSB);
// END OF BROADCAST CLRCELL SPI WRITE:
```