Tiny MIPS Core in Verilog CO Lab3





Outline

- 實驗目的
- 實驗環境
- 實驗介紹
- 範例教學
- 作業說明
- 參考資料
- 附錄

實驗目的

在前兩次的課程已經學習如何使用Verilog實作一個乘法器以及以Mars撰寫組語,本次課程將運用前面所學,以Verilog實作RISC Processor中的MIPS CPU,並了解各種指令在RISC的運作方式

實驗環境

在本次實驗中,同學們將使用Icarus Verilog內的"iverilog"、"vvp"指令來進行編譯和模擬,並以gtkwave觀察模擬的產生波形

各級硬體規劃

- RISC架構下的指令datapath可拆解為5 stage完成,並於pipeline中執行
- 每個stage完成的動作可視作一組micro-operation,各有其對應的micro-architecture




• 5 stage :

- IF (Instruction Fetch)
- ID (Instruction Decode)
- EX (Execution)
- MEM (Memory Access)
- WB (Write Back)

RISC Processor in Pipeline Design (1/2)


- Pipeline
 - 將每道指令切為多個stage
 - 在同個clock cycle下,可讓多道指令於不同的stage中執行



RISC Processor in Pipeline Design (2/2)

- "管線間暫存器"可保存不同stage執行的值
- 基本RISC pipeline架構下的管線間暫存器有四個
 - 1. IF / ID
 - 2. ID / EX
 - 3. EX/MEM
 - 4. MEM/WB
- 各stage之I/O相關性:管線在執行過程中,會將訊號於管線暫存器中逐級傳送, 故上一級的output通常為下一級的input
- 定義好各stage之input與output,即完成初步pipeline硬體架構規劃


Pipeline Structure



Pipeline Design (EX. add)

Add rd, rs, rt reg(rd) = reg(rs) + reg(rt)

Description	Adds two registers and stores the result in a register
Operation	\$d = \$s + \$t; advance_pc (4);
Syntax	add \$d, \$s, \$t
Encoding	0000 00ss ssst tttt dddd d000 0010 0000



Modularization (EX. add)

```
F/D
                                                                      D/X
                                                                                                           X/M
                                                                                                                                             M/W
                                      module INSTRUCTION_DECODE
                                                                            module EXECUTION(
module INSTRUCTION FETCH(
                                                                                                                module MEMORY
    clk
                                          clk,
                                                                                clk,
                                                                                                                    clk,
                                          rst.
                                                                                rst,
    rst
                                                                                                                    rst,
                                          PC,
                                                                                                                    ALUout.
    PC,
                                                                                                                    XM_RD,
                                          MW_RD,
                                                                                DX_RD
    IR
                                          MW_ALUout,
                                                                                                                    MW_ALUout,
                                                                                ALUout,
                                                                                                                    MW RD
                                                                                XM_RD,
input clk, rst;
                                          A. B. RD
                                                                                                                input clk, rst;
                                      input clk, rst:
                                                                            input clk, rst:
output reg [31:0] PC, IR;
                                                                                                                input [31:0] ALUout;
                                      input [31:0] IR, PC, MW_ALUout;
                                                                            input [31:0] A. B:
                                                                                                                input [4:0] XM RD:
                                      input [4:0] MW_RD;
                                                                            input [4:0] DX_RD;
reg [31:0] instr [127:0];
                                                                                                                output reg [31:0]
                                                                                                                                    MW_ALUout;
                                      output reg [31:0] A, B;
                                                                            output reg [31:0]ALUout;
                                                                                                                output reg [4:0]
                                                                                                                                    MW RD:
                                                                                                                                                     (WB=ID)
                                      output reg [4:0] RD;
                                                                            output reg [4:0] XM_RD;
always @(posedge clk)
                                                                                                                 // data memory
                                                                             lways @(posedge clk)
   if(rst)begin
                                                                                                                reg [31:0] Mem [0:127];
                                      reg [31:0] REG [0:31];
        PC = 32'd0
                                                                                ALUout <= A + B:
                                                                                                                 always @(posedge clk)
        IR <= 32'd0
                                      always @(posedge clk)
                                                                                XM_RD <= DX_RD;
    end else begin
                                          REG[MW_RD] <= MW_ALUout;</pre>
        PC <= PC+4;
                                                                                                                                    <= ALUout;
                                                                                                                    MW_ALUout
        IR = instr[PC[10:2]];
                                                                            endmodule
                                                                                                                    MW_RD
                                                                                                                                    <= XM_RD;
                                       always @(posedge clk)
                                                                                                                endmodule
                                                  <=REG[IR[25:21]];
endmodule
                                                  <=REG[IR[20:16]];
                                                  <=IR[15:11];
                                      endmodule
```

CPU.v


```
`timescale lns/lps
 `include "INSTRUCTION FETCH.v"
 `include "INSTRUCTION DECODE.⊽"
 `include "EXECUTION.v"
 `include "MEMORY.v"
module CPU(
   clk,
   rst
-);
input clk, rst;
宣告各Stage之前傳值所需要的連接線
// INSTRUCTION FETCH wires
wire [31:0] FD_PC, FD_IR;
// INSTRUCTION DECODE wires
wire [31:0] A, B;
wire [4:0] DX RD;
wire [2:0] ALUctr;
// EXECUTION wires
wire [31:0] XM ALUout;
wire [4:0] XM RD;
// DATA MEMORY wires
wire [31:0] MW ALUout;
wire [4:0] MW RD;
INSTRUCTION FETCH IF (
   .clk(clk),
   .rst(rst),
   .PC(FD PC),
   .IR(FD IR)
```

```
∃INSTRUCTION DECODE ID (
     .clk(clk),
     .rst(rst),
     .PC(FD PC),
     .IR(FD IR),
     .MW_RD(MW_RD),
     .MW_ALUout (MW_ALUout) ,
     .A(A),
     .B(B),
     .RD(DX RD),
     .ALUctr (ALUctr)
                                          EXECUTION

    EXECUTION EXE(
     .clk(clk),
     .rst(rst),
     .A(A),
     .B(B),
     .DX RD(DX RD),
     .ALUctr (ALUctr) ,
     .ALUout (XM ALUout) ,
     .XM RD (XM RD)
                                          DATA MEMORY
MEMORY MEM (
     .clk(clk),
     .rst(rst),
     .ALUout (XM ALUout) ,
     .XM RD(XM RD),
     .MW_ALUout (MW_ALUout) ,
     .MW RD (MW RD)
```

endmodule

RISC Processor RTL Simulation



Testbench.v

//clock cycle time is 20ns, inverse Clk value per 10ns

end

initial Clk = 1'b1;

always #(`CYCLE_TIME/2) Clk = ~Clk;

```
| Data Memory & Register Files Initialization | Initialization data | cpu.Mem.DM[0] = 32'd9; | cpu.Mem.DM[1] = 32'd3; | for (i=2; i<128; i=i+1) cpu.Mem.DM[i] = 32'b0; | memory | cpu.ID.REG[0] = 32'd0; | cpu.ID.REG[1] = 32'd1; | cpu.ID.REG[2] = 32'd2; | for (i=3; i<32; i=i+1) cpu.ID.REG[i] = 32'b0; | file
```

```
Lab2程式一個輸入請放在DM[0]
中,兩個結果放在DM[1]、DM[2]
```

因為CPU沒有做任何處理Hazard的硬體,故只能透過插入NOP指令或是調整指令順序的方式節省cycle數。

什麼時候插入NOP? EX. add \$3, \$1, \$2 add \$5, \$3, \$4 第一行的\$1+\$2還未寫回\$3, 故下一行的\$3內並非預期的值, 故插入3個NOP等待

Testbench.v

```
//Rst signal
initial begin
  cycles = 32'b0;
  Rst = 1'b1;
  #12 Rst = 1'b0;
end
CPU cpu (
  .clk(Clk),
  .rst(Rst)
);
//display all Register value and Data memory content
always @ (posedge Clk) begin
  cycles <= cycles + 1;
  if (cycles == 'INSTRUCTION NUMBERS) $finish; // Finish when ex-
  $display("PC: %d cycles: %d", cpu.FD PC>>2 , cycles);
  $display(" 0x00
           $display("
```

```
//generate wave file, it can use gtkwave to display
initial begin
    $dumpfile("cpu_hw.vcd");
    $dumpvars;
end
endmodule
```

顯示所有register 及Data memory 內容

產生波形檔

Testbench輸出結果說明

目前執行cycle數

```
PC:
0 cycles:
IPC:
1 cvdes:
2 cvdes:
Register(R00~R31)內數值
Data memory內數值
```

課堂練習

 修改提供的壓縮檔內的"testbench.v"檔,使用事先定義好的加法功能,在 Instruction DM initialization程式碼區段中加入適當的指令,讓程式做連續加法, 使得\$4 = 9

初始化時需給定暫存器初始值: \$0 =0、\$1 = 1、\$2 = 2

• 向助教展示demo結果 (30%)

```
// Instruction D initialiation
initial

Dbegin

cpu.IF.instruction[0] = 32'b000000_00001_00011_00001_100000; //add $3, $1, $2 cpu.IF.instruction[1] = 32'b000000_00000_00000_00000_100000; //NOP(add $0, $0, $0) cpu.IF.instruction[2] = 32'b000000_00000_00000_00000_100000; //NOP(add $0, $0, $0) cpu.IF.instruction[3] = 32'b000000_00000_00000_00000_100000; //NOP(add $0, $0, $0) cpu.IF.IC = 0;

end

// Data Memory Register Files initialilation
initial

Dbegin

cpu.MEM.DM[1] = 32'd9;
cpu.MEM.DM[1] = 32'd3;
for (i=2; j:128; i=i+1) cpu.MEM.DM[i] = 32'b0;

cpu.ID.REG[0] = 32'd0;
cpu.ID.REG[1] = 32'd1;
cpu.ID.REG[1] = 32'd1;
cpu.ID.REG[2] = 32'd2;
end

end
```

作業說明

1. 新增RISC指令 (30%)

- R-type: add, sub, and, or, slt
- I-type : lw, sw, beq
- J-type : j
- 2. 修改"testbench.v",使其能執行Lab2作業的找質數程式 (30%)
 - 從MEM中讀取 (Iw) 一個輸入定值進行運算,並接運算完的兩筆值存回 (sw) MEM
- 3. 比較2. 部分的執行cycle數 (10%)
 - 第1名10%, 2~5名6%, 6~10名4%, 11~15名2%, 16名後0%
- 4. 將完成的所有".v"檔壓縮後上傳至E-course2,壓縮檔使用 "學號_姓名"命名
 - 繳交期限: 2020/11/25 23:59

參考資料

MIPS Instruction Reference

http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html

附錄

CO Lab3






Department of Electrical Engineering and SoC Research Center
National Chung Cheng University

Icarus Verilog教學

■ 編譯RISC CPU檔案




■ 執行後,產生波形檔(cpu_hw.vcd)

Gtkwave教學

■ 執行Gtkwave,顯示波形檔






Icarus Verilog進階環境設定

- ■避免同學將程式全放在bin資料夾編譯、執行,請同學依照下面步驟操作:
- 1.打開檔案總管



2.在本機圖示點擊右鍵,選擇內容



點擊進階系統設定




Icarus Verilog進階環境設定

4.點擊環境變數



5.點擊path並按下編輯





- 6.新增並輸入bin資料夾路徑,按下確定
- ※路徑為iverilog與gtkwave下的bin資料夾,
 - 已將資料放置同處,同學只需新增一個環境變數