
MEDS: Module 2

Zain Saeed
Roll No: 2026msee25


Task Name: Task 5

Git Repository: https://github.com/ZaynSaeed04/MEDS-MODULE-2.git


Schematic



Terminal Output



Waveform



Explanation

In this task, I implemented and tested AND gate using SystemVerilog. I tested all four combinations of inputs and checked the outputs against their expected truth tables. I used gtkware to observe the input and output waveforms. For self-checking, I added a ‘check()‘ task to automatically report PASS or FAIL. Finally, I tested the checker with an incorrect expected value to confirm that it detected errors.