Lab Code [15 points]
Filename: chip.sv
AndrewID: ishikhar

```
//`default_nettype none

// Uncomment exactly one complete ChipInterface module, including its header.
// Part 3 is selected.

// Part 1
// module ChipInterface (
//     output logic [6:0] DS1_SEG, DS2_SEG,
//     output logic DS1_DP, DS1_AN, DS2_DP, DS2_AN,
//     output logic [17:0] LD,
//     output logic [2:0] RGB0, RGB1,
//     input logic [17:0] SW,
//     input logic [3:0] BTN
// );
//     logic clock, reset, win;
//     logic [3:0] hMove, fMove;
//
//     assign clock = BTN[3];
//     assign reset = SW[17];
//     assign hMove = SW[15:12];
//
//     myExplicitFSM fsm (.fMove, .win, .q0(), .q1(), .q2(), .hMove, .clock, ...
ERROR: Line length of 85 (max is 80)
//
//     HextoSevenSegment fsm_move_display (.hex(fMove), .segment(DS2_SEG));
//
//     assign DS1_SEG = 7'b1111111;
//     assign DS1_DP = 1'b1;
//     assign DS1_AN = 1'b1;
//     assign DS2_DP = 1'b1;
//     assign DS2_AN = 1'b0;
//     assign LD = '0;
//     assign RGB0 = {1'b0, win, 1'b0};
//     assign RGB1 = '0;
// endmodule : ChipInterface

// Part 2
// module ChipInterface (
//     output logic [6:0] DS1_SEG, DS2_SEG,
//     output logic DS1_DP, DS1_AN, DS2_DP, DS2_AN,
//     output logic [17:0] LD,
//     output logic [2:0] RGB0, RGB1,
//     input logic [17:0] SW,
//     input logic [3:0] BTN
// );
//     logic clock, reset, win;
//     logic [3:0] hMove, fMove;
//
//     assign clock = BTN[3];
//     assign reset = SW[17];
//     assign hMove = SW[15:12];
//
//     myAbstractFSM fsm (.fMove, .win, .hMove, .clock, .reset);
//
//     HextoSevenSegment fsm_move_display (.hex(fMove), .segment(DS2_SEG));
//
//     assign DS1_SEG = 7'b1111111;
//     assign DS1_DP = 1'b1;
//     assign DS1_AN = 1'b1;
//     assigproject_1n DS2_DP = 1'b1;
//     assign DS2_AN = 1'b0;
//     assign LD = '0;
//     assign RGB0 = {1'b0, win, 1'b0};
//     assign RGB1 = '0;
// endmodule : ChipInterface

// Part 3
module ChipInterface (
    output logic [3:0] D1_AN, D2_AN,
```

```
69      output logic [7:0] D1_SEG, D2_SEG,
70      output logic [17:0] LD,
71      output logic [2:0] RGB0, RGB1,
72      input logic [17:0] SW,
73      input logic [3:0] BTN,
74      input logic CLOCK_100
75  );
76      logic [3:0] hMove, fMove;
77      logic clock, enter, new_game, reset, win;
78      logic [3:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
79      logic [7:0] blank;
80
81      (* ASYNC_REG = "TRUE" *) logic [6:0] inputs_meta, inputs_sync;
82      always_ff @(posedge CLOCK_100) begin
83          inputs_meta <= {SW[15], BTN[0], BTN[3], SW[3:0]};
84          inputs_sync <= inputs_meta;
85      end
86
87      assign clock = CLOCK_100;
88      assign {reset, new_game, enter, hMove} = inputs_sync;
89      myExpandedFSM fsm (
90          .fMove, .win, .HEX7, .HEX6, .HEX5, .HEX4,
91          .HEX3, .HEX2, .HEX1, .HEX0, .blank,
92          .hMove, .enter, .new_game, .clock, .reset
93      );
94
95      EightSevenSegmentDisplays displays (
96          .HEX7, .HEX6, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0,
97          .CLOCK_100, .reset, .blank, .dec_points(8'b0),
98          .D1_AN, .D2_AN, .D1_SEG, .D2_SEG
99      );
100
101     assign LD = {14'b0, fMove};
102     assign RGB0 = 3'b000;
103     assign RGB1 = win ? 3'b101 : 3'b000;
104 endmodule : ChipInterface
```

Lab Code [15 points]
Filename: part1.sv
AndrewID: ishikhar

```
`default_nettype none
module dFlipFlop (
    output logic q,
    input logic d, clock, reset
);
    always_ff @(posedge clock)
        if (reset)
            q <= 1'b0;
        else
            q <= d;
endmodule : dFlipFlop

module myExplicitFSM (
    output logic [3:0] fMove,
    output logic win, q0, q1, q2,
    input logic [3:0] hMove,
    input logic clock, reset
);
    logic d0, d1, d2;
    logic START5, PLAY1, PLAY3, WIN9, WIN7, WIN2;
    logic h2, h3, h4, h6, h7, h8, h9;
    logic p1Win9, p1Invalid, p3Win2, p3Invalid;
    logic nextPLAY1, nextPLAY3, nextWIN9, nextWIN7, nextWIN2;

    dFlipFlop ff0 (.d(d0), .q(q0), .*);
    dFlipFlop ff1 (.d(d1), .q(q1), .*);
    dFlipFlop ff2 (.d(d2), .q(q2), .*);

    assign START5 = ~q2 & ~q1 & ~q0;
    assign PLAY1  = ~q2 & ~q1 &  q0;
    assign PLAY3  = ~q2 &  q1 & ~q0;
    assign WIN9   =  q2 & ~q1 & ~q0;
    assign WIN7   =  q2 & ~q1 &  q0;
    assign WIN2   =  q2 &  q1 & ~q0;

    assign h2 = (hMove == 4'h2);
    assign h3 = (hMove == 4'h3);
    assign h4 = (hMove == 4'h4);
    assign h6 = (hMove == 4'h6);
    assign h7 = (hMove == 4'h7);
    assign h8 = (hMove == 4'h8);
    assign h9 = (hMove == 4'h9);

    assign p1Win9 = h2 | h3 | h4 | h7 | h8;
    assign p1Invalid = ~(p1Win9 | h9);
    assign p3Win2 = h4 | h7 | h8;
    assign p3Invalid = ~(p3Win2 | h2);

    assign nextPLAY1 = (START5 & h6) | (PLAY1 & p1Invalid);
    assign nextPLAY3 = (PLAY1 & h9) | (PLAY3 & p3Invalid);
    assign nextWIN9 = (PLAY1 & p1Win9) | WIN9;
    assign nextWIN7 = (PLAY3 & h2) | WIN7;
    assign nextWIN2 = (PLAY3 & p3Win2) | WIN2;

    assign d0 = nextPLAY1 | nextWIN7;
    assign d1 = nextPLAY3 | nextWIN2;
    assign d2 = nextWIN9 | nextWIN7 | nextWIN2;

    assign fMove[3] = WIN9;
    assign fMove[2] = START5 | WIN7;
    assign fMove[1] = PLAY3 | WIN7 | WIN2;
    assign fMove[0] = START5 | PLAY1 | PLAY3 | WIN9 | WIN7;
    assign win = WIN9 | WIN7 | WIN2;
endmodule : myExplicitFSM

//module part1_tb;
//    logic [3:0] fMove;
//    logic win;
//    logic q2,q1,q0;
```

```
//    logic [3:0] hMove;
//    logic clock, reset;
//
//    myExplicitFSM dut (
//        .fMove(fMove),
//        .win(win),
//        .q0(q0),
//        .q1(q1),
//        .q2(q2),
//        .hMove(hMove),
//        .clock(clock),
//        .reset(reset)
//    );
//
//    logic START5, PLAY1, PLAY3, WIN9, WIN7, WIN2;
//    logic [2:0] state_bits;
//    assign state_bits = {q2,q1,q0};
//
//    initial begin
//        clock = 0;
//        forever #5 clock = ~clock;
//    end
//    assign START5 = ~q2 & ~q1 & ~q0;
//    assign PLAY1  = ~q2 & ~q1 &  q0;
//    assign PLAY3  = ~q2 &  q1 & ~q0;
//    assign WIN9   =  q2 & ~q1 & ~q0;
//    assign WIN7   =  q2 & ~q1 &  q0;
//    assign WIN2   =  q2 &  q1 & ~q0;
//
//    initial begin
//        $monitor($time,, "state=%b, fMove = %d, hMove = %d, win = %b",
//                 state_bits, fMove, hMove, win);
//        hMove = 4'hF;
//        reset = 1'b1;
//        @(posedge clock); #1;
//        if (!START5) $display("Expected START5 after reset");
//        reset = 1'b0;
//
//        // START5 loops on an invalid move
//        hMove = 4'hF;
//        @(posedge clock); #1;
//        if (!START5) $display("Expected START5 after invalid move");
//
//        hMove <= 4'h3;
//        @(posedge clock); #1
//        if (!START5) $display("Expected START5 after incorrect move");
//
//        hMove = 4'h6;
//        @(posedge clock); #1;
//        if (!PLAY1) $display("Expected PLAY1 after hMove = 6");
//
//        // PLAY1 loops on invalid moves and changes to PLAY3 on 9.
//        hMove = 4'h5;
//        @(posedge clock); #1;
//        if (!PLAY1) $display("Expected PLAY1 after invalid move");
//
//        hMove = 4'h9;
//        @(posedge clock); #1;
//        if (!PLAY3) $display("Expected PLAY3 after hMove = 9");
//
//        // PLAY3 loops on invalid moves and can end in WIN7.
//        hMove = 4'h5;
//        @(posedge clock); #1;
//        if (!PLAY3) $display("Expected PLAY3 after invalid move");
//
//        hMove = 4'h2;
//        @(posedge clock); #1;
//        if (!WIN7 || !win) $display("Expected WIN7 after hMove = 2");
//
//        hMove = 4'hF;
//        @(posedge clock); #1;
```

```
141 //         if (!WIN7 || !win) $display("Expected WIN7 to hold");
142 //
143 //         // Reset and test PLAY1 -> WIN9, then its self-loop.
144 //         reset = 1'b1;
145 //         @(posedge clock); #1;
146 //         reset = 1'b0;
147 //         hMove = 4'h6;
148 //         @(posedge clock); #1;
149 //         hMove = 4'h3;
150 //         @(posedge clock); #1;
151 //         if (!WIN9 || !win) $display("Expected WIN9 after hMove = 3");
152 //
153 //         hMove = 4'hF;
154 //         @(posedge clock); #1;
155 //         if (!WIN9 || !win) $display("Expected WIN9 to hold");
156 //
157 //         // Reset and test PLAY3 -> WIN2, then its self-loop.
158 //         reset = 1'b1;
159 //         @(posedge clock); #1;
160 //         reset = 1'b0;
161 //         hMove = 4'h6;
162 //         @(posedge clock); #1;
163 //         hMove = 4'h9;
164 //         @(posedge clock); #1;
165 //         hMove = 4'h4;
166 //         @(posedge clock); #1;
167 //         if (!WIN2 || !win) $display("Expected WIN2 after hMove = 4");
168 //
169 //         hMove = 4'hF;
170 //         @(posedge clock); #1;
171 //         if (!WIN2 || !win) $display("Expected WIN2 to hold");
172 //
173 //         // Reset from WIN2.
174 //         reset = 1'b1;
175 //         @(posedge clock); #1;
176 //         if (!START5) $display("Expected START5 after reset from WIN2");
177 //         reset = 1'b0;
178 //
179 //         // Reset from PLAY1.
180 //         hMove = 4'h6;
181 //         @(posedge clock); #1;
182 //         reset = 1'b1;
183 //         @(posedge clock); #1;
184 //         if (!START5) $display("Expected START5 after reset from PLAY1");
185 //         reset = 1'b0;
186 //
187 //         // Reset from PLAY3.
188 //         hMove = 4'h6;
189 //         @(posedge clock); #1;
190 //         hMove = 4'h9;
191 //         @(posedge clock); #1;
192 //         reset = 1'b1;
193 //         @(posedge clock); #1;
194 //         if (!START5) $display("Expected START5 after reset from PLAY3");
195 //         reset = 1'b0;
196 //
197 //         // Reset from WIN9.
198 //         hMove = 4'h6;
199 //         @(posedge clock); #1;
200 //         hMove = 4'h3;
201 //         @(posedge clock); #1;
202 //         reset = 1'b1;
203 //         @(posedge clock); #1;
204 //         if (!START5) $display("Expected START5 after reset from WIN9");
205 //         reset = 1'b0;
206 //
207 //         // Reset from WIN7.
208 //         hMove = 4'h6;
209 //         @(posedge clock); #1;
210 //         hMove = 4'h9;
211 //         @(posedge clock); #1;
```

```
212 //        hMove = 4'h2;
213 //        @(posedge clock); #1;
214 //        reset = 1'b1;
215 //        @(posedge clock); #1;
216 //        if (!START5) $display("Expected START5 after reset from WIN7");
217 //        reset = 1'b0;
218 //
219 //        $display("PASS: part1_tb");
220 //        $finish;
221 //    end
222 //endmodule : part1_tb
```

Lab Code [15 points]
Filename: part2.sv
AndrewID: ishikhar

```
  1 //`default_nettype none
  2 module myAbstractFSM (
  3     output logic [3:0] fMove,
  4     output logic win,
  5     input logic [3:0] hMove,
  6     input logic clock, reset
  7 );
  8     enum logic [2:0] {START5, PLAY1, PLAY3, WIN9, WIN7, WIN2} currState, next...
ERROR: Line length of 83 (max is 80)
  9
 10     always_comb begin
 11         case (currState)
 12             START5:
 13                 if (hMove == 4'h6)
 14                     nextState = PLAY1;
 15                 else
 16                     nextState = START5;
 17             PLAY1:
 18                 if (hMove == 4'h9)
 19                     nextState = PLAY3;
 20                 else if (hMove == 4'h2 || hMove == 4'h3 || hMove == 4'h4 ||
 21                          hMove == 4'h7 || hMove == 4'h8)
 22                     nextState = WIN9;
 23                 else
 24                     nextState = PLAY1;
 25             PLAY3:
 26                 if (hMove == 4'h2)
 27                     nextState = WIN7;
 28                 else if (hMove == 4'h4 || hMove == 4'h7 || hMove == 4'h8)
 29                     nextState = WIN2;
 30                 else
 31                     nextState = PLAY3;
 32             WIN9: nextState = WIN9;
 33             WIN7: nextState = WIN7;
 34             WIN2: nextState = WIN2;
 35             default: nextState = START5;
 36         endcase
 37     end
 38
 39     always_comb begin
 40         fMove = 4'b0000;
 41         win = 1'b0;
 42         unique case (currState)
 43             START5: fMove = 4'b0101;
 44             PLAY1: fMove = 4'b0001;
 45             PLAY3: fMove = 4'b0011;
 46             WIN9: begin
 47                 fMove = 4'b1001;
 48                 win = 1'b1;
 49             end
 50             WIN7: begin
 51                 fMove = 4'b0111;
 52                 win = 1'b1;
 53             end
 54             WIN2: begin
 55                 fMove = 4'b0010;
 56                 win = 1'b1;
 57             end
 58             default: begin
 59                 fMove = 4'b0000;
 60                 win = 1'b0;
 61             end
 62         endcase
 63     end
 64
 65     always_ff @(posedge clock)
 66         if (reset)
 67             currState <= START5;
 68         else
```

```
 69              currState <= nextState;
 70 endmodule : myAbstractFSM
 71
 72 //module part2_tb;
 73 //    logic [3:0] fMove;
 74 //    logic win;
 75 //    logic [3:0] hMove;
 76 //    logic clock, reset;
 77 //
 78 //    myAbstractFSM dut (
 79 //        .fMove(fMove),
 80 //        .win(win),
 81 //        .hMove(hMove),
 82 //        .clock(clock),
 83 //        .reset(reset)
 84 //    );
 85 //
 86 //
 87 //    initial begin
 88 //        clock = 0;
 89 //        forever #5 clock = ~clock;
 90 //    end
 91 //
 92 //    initial begin
 93 //        $monitor($time,, "state=%0d, fMove = %d, hMove = %d, win = %b",
 94 //                  dut.currState, fMove, hMove, win);
 95 //        hMove = 4'hF;
 96 //        reset = 1'b1;
 97 //        @(posedge clock); #1;
 98 //        if (dut.currState != dut.START5) $display("Expected START5 after re...
ERROR: Line length of 83 (max is 80)
 99 //        reset = 1'b0;
100 //
101 //        // START5 loops on an invalid move
102 //        hMove = 4'hF;
103 //        @(posedge clock); #1;
104 //        if (dut.currState != dut.START5) $display("Expected START5 after in...
ERROR: Line length of 90 (max is 80)
105 //
106 //        hMove <= 4'h3;
107 //        @(posedge clock); #1
108 //        if (dut.currState != dut.START5) $display("Expected START5 after in...
ERROR: Line length of 92 (max is 80)
109 //
110 //        hMove = 4'h6;
111 //        @(posedge clock); #1;
112 //        if (dut.currState != dut.PLAY1) $display("Expected PLAY1 after hMov...
ERROR: Line length of 85 (max is 80)
113 //
114 //        // PLAY1 loops on invalid moves and changes to PLAY3 on 9.
115 //        hMove = 4'h5;
116 //        @(posedge clock); #1;
117 //        if (dut.currState != dut.PLAY1) $display("Expected PLAY1 after inva...
ERROR: Line length of 88 (max is 80)
118 //
119 //        hMove = 4'h9;
120 //        @(posedge clock); #1;
121 //        if (dut.currState != dut.PLAY3) $display("Expected PLAY3 after hMov...
ERROR: Line length of 85 (max is 80)
122 //
123 //        // PLAY3 loops on invalid moves and can end in WIN7.
124 //        hMove = 4'h5;
125 //        @(posedge clock); #1;
126 //        if (dut.currState != dut.PLAY3) $display("Expected PLAY3 after inva...
ERROR: Line length of 88 (max is 80)
127 //
128 //        hMove = 4'h2;
129 //        @(posedge clock); #1;
130 //        if (dut.currState != dut.WIN7 || !win) $display("Expected WIN7 afte...
ERROR: Line length of 91 (max is 80)
131 //
```

```
132 //         hMove = 4'hF;
133 //         @(posedge clock); #1;
134 //         if (dut.currState != dut.WIN7 || !win) $display("Expected WIN7 to h...
ERROR: Line length of 83 (max is 80)
135 //
136 //         // Reset and test PLAY1 -> WIN9, then its self-loop.
137 //         reset = 1'b1;
138 //         @(posedge clock); #1;
139 //         reset = 1'b0;
140 //         hMove = 4'h6;
141 //         @(posedge clock); #1;
142 //         hMove = 4'h3;
143 //         @(posedge clock); #1;
144 //         if (dut.currState != dut.WIN9 || !win) $display("Expected WIN9 afte...
ERROR: Line length of 91 (max is 80)
145 //
146 //         hMove = 4'hF;
147 //         @(posedge clock); #1;
148 //         if (dut.currState != dut.WIN9 || !win) $display("Expected WIN9 to h...
ERROR: Line length of 83 (max is 80)
149 //
150 //         // Reset and test PLAY3 -> WIN2, then its self-loop.
151 //         reset = 1'b1;
152 //         @(posedge clock); #1;
153 //         reset = 1'b0;
154 //         hMove = 4'h6;
155 //         @(posedge clock); #1;
156 //         hMove = 4'h9;
157 //         @(posedge clock); #1;
158 //         hMove = 4'h4;
159 //         @(posedge clock); #1;
160 //         if (dut.currState != dut.WIN2 || !win) $display("Expected WIN2 afte...
ERROR: Line length of 91 (max is 80)
161 //
162 //         hMove = 4'hF;
163 //         @(posedge clock); #1;
164 //         if (dut.currState != dut.WIN2 || !win) $display("Expected WIN2 to h...
ERROR: Line length of 83 (max is 80)
165 //
166 //         // Reset from WIN2.
167 //         reset = 1'b1;
168 //         @(posedge clock); #1;
169 //         if (dut.currState != dut.START5) $display("Expected START5 after re...
ERROR: Line length of 93 (max is 80)
170 //         reset = 1'b0;
171 //
172 //         // Reset from PLAY1.
173 //         hMove = 4'h6;
174 //         @(posedge clock); #1;
175 //         reset = 1'b1;
176 //         @(posedge clock); #1;
177 //         if (dut.currState != dut.START5) $display("Expected START5 after re...
ERROR: Line length of 94 (max is 80)
178 //         reset = 1'b0;
179 //
180 //         // Reset from PLAY3.
181 //         hMove = 4'h6;
182 //         @(posedge clock); #1;
183 //         hMove = 4'h9;
184 //         @(posedge clock); #1;
185 //         reset = 1'b1;
186 //         @(posedge clock); #1;
187 //         if (dut.currState != dut.START5) $display("Expected START5 after re...
ERROR: Line length of 94 (max is 80)
188 //         reset = 1'b0;
189 //
190 //         // Reset from WIN9.
191 //         hMove = 4'h6;
192 //         @(posedge clock); #1;
193 //         hMove = 4'h3;
194 //         @(posedge clock); #1;
```

```
195 //        reset = 1'b1;
196 //        @(posedge clock); #1;
197 //        if (dut.currState != dut.START5) $display("Expected START5 after re...
ERROR: Line length of 93 (max is 80)
198 //        reset = 1'b0;
199 //
200 //        // Reset from WIN7.
201 //        hMove = 4'h6;
202 //        @(posedge clock); #1;
203 //        hMove = 4'h9;
204 //        @(posedge clock); #1;
205 //        hMove = 4'h2;
206 //        @(posedge clock); #1;
207 //        reset = 1'b1;
208 //        @(posedge clock); #1;
209 //        if (dut.currState != dut.START5) $display("Expected START5 after re...
ERROR: Line length of 93 (max is 80)
210 //        reset = 1'b0;
211 //
212 //        $display("PASS: part2_tb");
213 //        $finish;
214 //    end
215 //endmodule : part2_tb
```

Lab Code [15 points]
Filename: part3.sv
AndrewID: ishikhar

```
//`default_nettype none

module myExpandedFSM (
    output logic [3:0] fMove,
    output logic win,
    output logic [3:0] HEX7, HEX6, HEX5, HEX4,
    output logic [3:0] HEX3, HEX2, HEX1, HEX0,
    output logic [7:0] blank,
    input logic [3:0] hMove,
    input logic enter, new_game,
    input logic clock, reset
);

    typedef enum logic [5:0] {
        START5, HOLD6, PLAY1, HOLD9, PLAY3,
        HOLD_H2_WIN9, HOLD_H3_WIN9, HOLD_H4_WIN9,
        HOLD_H7_WIN9, HOLD_H8_WIN9,
        HOLD_H2_WIN7, HOLD_H4_WIN2, HOLD_H7_WIN2, HOLD_H8_WIN2,
        INVALID5, INVALID1, INVALID3,
        WIN9_H2, WIN9_H3, WIN9_H4, WIN9_H7, WIN9_H8,
        WIN7_H2, WIN2_H4, WIN2_H7, WIN2_H8,
        WIN9_H2_READY_NEW, WIN9_H2_WAIT_BOTH_RELEASE,
        WIN9_H3_READY_NEW, WIN9_H3_WAIT_BOTH_RELEASE,
        WIN9_H4_READY_NEW, WIN9_H4_WAIT_BOTH_RELEASE,
        WIN9_H7_READY_NEW, WIN9_H7_WAIT_BOTH_RELEASE,
        WIN9_H8_READY_NEW, WIN9_H8_WAIT_BOTH_RELEASE,
        WIN7_H2_READY_NEW, WIN7_H2_WAIT_BOTH_RELEASE,
        WIN2_H4_READY_NEW, WIN2_H4_WAIT_BOTH_RELEASE,
        WIN2_H7_READY_NEW, WIN2_H7_WAIT_BOTH_RELEASE,
        WIN2_H8_READY_NEW, WIN2_H8_WAIT_BOTH_RELEASE
    } state_t;
    state_t currState, nextState;

    always_comb begin
        nextState = currState;
        case (currState)
            START5:
                if (enter) begin
                    if (hMove == 4'd6) nextState = HOLD6;
                    else nextState = INVALID5;
                end
            HOLD6: if (!enter) nextState = PLAY1;
            PLAY1:
                if (enter) begin
                    case (hMove)
                        4'd2: nextState = HOLD_H2_WIN9;
                        4'd3: nextState = HOLD_H3_WIN9;
                        4'd4: nextState = HOLD_H4_WIN9;
                        4'd7: nextState = HOLD_H7_WIN9;
                        4'd8: nextState = HOLD_H8_WIN9;
                        4'd9: nextState = HOLD9;
                        default: nextState = INVALID1;
                    endcase
                end
            HOLD9: if (!enter) nextState = PLAY3;
            PLAY3:
                if (enter) begin
                    case (hMove)
                        4'd2: nextState = HOLD_H2_WIN7;
                        4'd4: nextState = HOLD_H4_WIN2;
                        4'd7: nextState = HOLD_H7_WIN2;
                        4'd8: nextState = HOLD_H8_WIN2;
                        default: nextState = INVALID3;
                    endcase
                end
            HOLD_H2_WIN9: if (!enter) nextState = WIN9_H2;
            HOLD_H3_WIN9: if (!enter) nextState = WIN9_H3;
            HOLD_H4_WIN9: if (!enter) nextState = WIN9_H4;
            HOLD_H7_WIN9: if (!enter) nextState = WIN9_H7;
```

```
            HOLD_H8_WIN9: if (!enter) nextState = WIN9_H8;
            HOLD_H2_WIN7: if (!enter) nextState = WIN7_H2;
            HOLD_H4_WIN2: if (!enter) nextState = WIN2_H4;
            HOLD_H7_WIN2: if (!enter) nextState = WIN2_H7;
            HOLD_H8_WIN2: if (!enter) nextState = WIN2_H8;
            INVALID5: if (!enter) nextState = START5;
            INVALID1: if (!enter) nextState = PLAY1;
            INVALID3: if (!enter) nextState = PLAY3;
            WIN9_H2:
                if (!new_game) nextState = WIN9_H2_READY_NEW;
            WIN9_H2_READY_NEW:
                if (new_game) nextState = WIN9_H2_WAIT_BOTH_RELEASE;
            WIN9_H2_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN9_H3:
                if (!new_game) nextState = WIN9_H3_READY_NEW;
            WIN9_H3_READY_NEW:
                if (new_game) nextState = WIN9_H3_WAIT_BOTH_RELEASE;
            WIN9_H3_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN9_H4:
                if (!new_game) nextState = WIN9_H4_READY_NEW;
            WIN9_H4_READY_NEW:
                if (new_game) nextState = WIN9_H4_WAIT_BOTH_RELEASE;
            WIN9_H4_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN9_H7:
                if (!new_game) nextState = WIN9_H7_READY_NEW;
            WIN9_H7_READY_NEW:
                if (new_game) nextState = WIN9_H7_WAIT_BOTH_RELEASE;
            WIN9_H7_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN9_H8:
                if (!new_game) nextState = WIN9_H8_READY_NEW;
            WIN9_H8_READY_NEW:
                if (new_game) nextState = WIN9_H8_WAIT_BOTH_RELEASE;
            WIN9_H8_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN7_H2:
                if (!new_game) nextState = WIN7_H2_READY_NEW;
            WIN7_H2_READY_NEW:
                if (new_game) nextState = WIN7_H2_WAIT_BOTH_RELEASE;
            WIN7_H2_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN2_H4:
                if (!new_game) nextState = WIN2_H4_READY_NEW;
            WIN2_H4_READY_NEW:
                if (new_game) nextState = WIN2_H4_WAIT_BOTH_RELEASE;
            WIN2_H4_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN2_H7:
                if (!new_game) nextState = WIN2_H7_READY_NEW;
            WIN2_H7_READY_NEW:
                if (new_game) nextState = WIN2_H7_WAIT_BOTH_RELEASE;
            WIN2_H7_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            WIN2_H8:
                if (!new_game) nextState = WIN2_H8_READY_NEW;
            WIN2_H8_READY_NEW:
                if (new_game) nextState = WIN2_H8_WAIT_BOTH_RELEASE;
            WIN2_H8_WAIT_BOTH_RELEASE:
                if (!new_game && !enter) nextState = START5;
            default: nextState = START5;
        endcase
    end

    always_comb begin
        fMove = 4'd5;
        win = 1'b0;
        {HEX7, HEX6, HEX5, HEX4} = 16'h0000;
        {HEX3, HEX2, HEX1, HEX0} = 16'h5000;
```

```
141         blank = 8'b1111_0111;
142         case (currState)
143             START5, INVALID5: begin end
144             HOLD6: begin
145                 {HEX7, HEX6, HEX5, HEX4} = 16'h6000;
146                 blank = 8'b0111_0111;
147             end
148             PLAY1, INVALID1: begin
149                 fMove = 4'd1;
150                 {HEX7, HEX6, HEX5, HEX4} = 16'h6000;
151                 {HEX3, HEX2, HEX1, HEX0} = 16'h1500;
152                 blank = 8'b0111_0011;
153             end
154             HOLD9, HOLD_H2_WIN9, HOLD_H3_WIN9, HOLD_H4_WIN9,
155             HOLD_H7_WIN9, HOLD_H8_WIN9: begin
156                 fMove = 4'd1;
157                 {HEX3, HEX2, HEX1, HEX0} = 16'h1500;
158                 blank = 8'b0011_0011;
159                 case (currState)
160                     HOLD_H2_WIN9: {HEX7, HEX6, HEX5, HEX4} = 16'h2600;
161                     HOLD_H3_WIN9: {HEX7, HEX6, HEX5, HEX4} = 16'h3600;
162                     HOLD_H4_WIN9: {HEX7, HEX6, HEX5, HEX4} = 16'h4600;
163                     HOLD_H7_WIN9: {HEX7, HEX6, HEX5, HEX4} = 16'h6700;
164                     HOLD_H8_WIN9: {HEX7, HEX6, HEX5, HEX4} = 16'h6800;
165                     default:      {HEX7, HEX6, HEX5, HEX4} = 16'h6900;
166                 endcase
167             end
168             PLAY3, INVALID3: begin
169                 fMove = 4'd3;
170                 {HEX7, HEX6, HEX5, HEX4} = 16'h6900;
171                 {HEX3, HEX2, HEX1, HEX0} = 16'h1350;
172                 blank = 8'b0011_0001;
173             end
174             HOLD_H2_WIN7, HOLD_H4_WIN2, HOLD_H7_WIN2, HOLD_H8_WIN2: begin
175                 fMove = 4'd3;
176                 {HEX3, HEX2, HEX1, HEX0} = 16'h1350;
177                 blank = 8'b0001_0001;
178                 case (currState)
179                     HOLD_H2_WIN7: {HEX7, HEX6, HEX5, HEX4} = 16'h2690;
180                     HOLD_H4_WIN2: {HEX7, HEX6, HEX5, HEX4} = 16'h4690;
181                     HOLD_H7_WIN2: {HEX7, HEX6, HEX5, HEX4} = 16'h6790;
182                     default:      {HEX7, HEX6, HEX5, HEX4} = 16'h6890;
183                 endcase
184             end
185             WIN9_H2, WIN9_H2_READY_NEW, WIN9_H2_WAIT_BOTH_RELEASE, WIN9_H3, W...
ERROR: Line length of 94 (max is 80)
186             WIN9_H3_WAIT_BOTH_RELEASE, WIN9_H4, WIN9_H4_READY_NEW, WIN9_H4_WA...
ERROR: Line length of 102 (max is 80)
187             WIN9_H7_READY_NEW, WIN9_H7_WAIT_BOTH_RELEASE, WIN9_H8, WIN9_H8_RE...
ERROR: Line length of 112 (max is 80)
188             begin
189                 fMove = 4'd9;
190                 win = 1'b1;
191                 {HEX3, HEX2, HEX1, HEX0} = 16'h1590;
192                 blank = 8'b0011_0001;
193                 case (currState)
194                     WIN9_H2, WIN9_H2_READY_NEW, WIN9_H2_WAIT_BOTH_RELEASE: {H...
ERROR: Line length of 111 (max is 80)
195                     WIN9_H3, WIN9_H3_READY_NEW, WIN9_H3_WAIT_BOTH_RELEASE: {H...
ERROR: Line length of 111 (max is 80)
196                     WIN9_H4, WIN9_H4_READY_NEW, WIN9_H4_WAIT_BOTH_RELEASE: {H...
ERROR: Line length of 111 (max is 80)
197                     WIN9_H7, WIN9_H7_READY_NEW, WIN9_H7_WAIT_BOTH_RELEASE: {H...
ERROR: Line length of 111 (max is 80)
198                     default: {HEX7, HEX6, HEX5, HEX4} = 16'h6800;
199                 endcase
200             end
201             WIN7_H2, WIN7_H2_READY_NEW, WIN7_H2_WAIT_BOTH_RELEASE: begin
202                 fMove = 4'd7;
203                 win = 1'b1;
204                 {HEX7, HEX6, HEX5, HEX4} = 16'h2690;
```

```
205                 {HEX3, HEX2, HEX1, HEX0} = 16'h1357;
206                 blank = 8'b0001_0000;
207             end
208             WIN2_H4, WIN2_H4_READY_NEW, WIN2_H4_WAIT_BOTH_RELEASE, WIN2_H7, W...
ERROR: Line length of 94 (max is 80)
209             WIN2_H7_WAIT_BOTH_RELEASE, WIN2_H8, WIN2_H8_READY_NEW, WIN2_H8_WA...
ERROR: Line length of 99 (max is 80)
210                 fMove = 4'd2;
211                 win = 1'b1;
212                 {HEX3, HEX2, HEX1, HEX0} = 16'h1235;
213                 blank = 8'b0001_0000;
214                 case (currState)
215                     WIN2_H4, WIN2_H4_READY_NEW, WIN2_H4_WAIT_BOTH_RELEASE: {H...
ERROR: Line length of 111 (max is 80)
216                     WIN2_H7, WIN2_H7_READY_NEW, WIN2_H7_WAIT_BOTH_RELEASE: {H...
ERROR: Line length of 111 (max is 80)
217                     default: {HEX7, HEX6, HEX5, HEX4} = 16'h6890;
218                 endcase
219             end
220             default: begin end
221         endcase
222     end
223
224     always_ff @(posedge clock)
225         if (reset)
226             currState <= START5;
227         else
228             currState <= nextState;
229 endmodule : myExpandedFSM
```

Lab Code [15 points]
Filename: seven_segment.sv
AndrewID: ishikhar

```
1  // Required in every 18-240 file, but commented out to prevent synthesis issues
2  // `default_nettype none
3
4  /*
5   * This module should be interfaced with a combinational 7-Segment Display
6   * module in order to display 8 BCD values upon the Boolean board. It is
7   * intended to abstract away the sequential logic required to use the
8   * 7-Segment Displays present on the Boolean Board for 18-240 students.
9   *
10  * Date:   1/27/25
11  * Author: Rudy Sorensen (rsorense)
12  * 4 Feb 2025, WAN: Modified significantly for Lab 2
13  */
14
15 module EightSevenSegmentDisplays
16   (input  logic [3:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0,
17    input  logic       CLOCK_100, reset,
18    input  logic [7:0] dec_points,
19    input  logic [7:0] blank,
20    output logic [3:0] D2_AN, D1_AN,
21    output logic [7:0] D2_SEG, D1_SEG);
22
23   logic [7:0] segments7, segments6, segments5, segments4,
24               segments3, segments2, segments1, segments0;
25
26    SevenSegmentDisplay ssd(.num7(HEX7),
27                            .num6(HEX6),
28                            .num5(HEX5),
29                            .num4(HEX4),
30                            .num3(HEX3),
31                            .num2(HEX2),
32                            .num1(HEX1),
33                            .num0(HEX0),
34                            .blank,
35                            .dec_points,
36                            .HEX7(segments7),
37                            .HEX6(segments6),
38                            .HEX5(segments5),
39                            .HEX4(segments4),
40                            .HEX3(segments3),
41                            .HEX2(segments2),
42                            .HEX1(segments1),
43                            .HEX0(segments0)
44                           );
45
46   logic cycle_cnt_clr;
47   logic index_cnt_en;
48   logic [1:0] anode_index;
49   logic [3:0] anode_index_onecold;
50   logic [16:0] cycle_cnt;
51   /*
52    * This counter reset value should be calculated by hand using the frequency
53    * of your source clock to achieve the target frequency of 250Hz to 10KHz.
54    *
55    * The lower limit to the frequency comes from the fact that the human eye
56    * de-saturates after around 20ms, while the upper limit is derived from the
57    * need for the display to be on for at least 100us so that the value can
58    * actually be perceived.
59    *
60    * Since the Boolean board has a 100MHz clock, we will count to 100,000. This
61    * means that each segment will be lit for 1ms and flashed again 3ms later
62    * because we are cycling through 4 values for each segment.
63    */
64
65   localparam CNT_LIMIT = 17'd100_000;
66
67   assign cycle_cnt_clr = cycle_cnt == CNT_LIMIT;
68   assign index_cnt_en = cycle_cnt_clr;
69
```

```
 70   SSDCounter #(17) cycle_cntr (
 71     .CLOCK_100,
 72     .reset,
 73     .clr(cycle_cnt_clr),
 74     .cnt(cycle_cnt),
 75     .en(1'b1)
 76     );
 77
 78   SSDCounter #(2) index_cntr (
 79     .CLOCK_100,
 80     .reset,
 81     .clr(1'b0),
 82     .cnt(anode_index),
 83     .en(index_cnt_en)
 84     );
 85
 86   OneColdDecoder #(4) anode_decode (
 87     .sel(anode_index),
 88     .out(anode_index_onecold)
 89     );
 90
 91   always_comb begin
 92     D1_AN = anode_index_onecold;
 93     D2_AN = anode_index_onecold;
 94
 95     case (anode_index)
 96       2'd0: begin
 97         D2_SEG = segments0;
 98         D1_SEG = segments4;
 99       end
100       2'd1: begin
101         D2_SEG = segments1;
102         D1_SEG = segments5;
103       end
104       2'd2: begin
105         D2_SEG = segments2;
106         D1_SEG = segments6;
107       end
108       2'd3: begin
109         D2_SEG = segments3;
110         D1_SEG = segments7;
111       end
112     endcase
113
114   end
115
116 endmodule : EightSevenSegmentDisplays
117
118 module OneColdDecoder #(
119   parameter NUM_OUTPUTS = 4
120   ) (
121   input  logic [$clog2(NUM_OUTPUTS)-1:0] sel,
122   output logic [NUM_OUTPUTS-1:0] out
123   );
124
125   always_comb begin
126     out = {NUM_OUTPUTS{1'b1}};
127     out[sel] = 1'b0;
128   end
129
130 endmodule : OneColdDecoder
131
132 module SSDCounter #(
133   parameter WIDTH = 8
134   ) (
135   input  logic CLOCK_100,
136   input  logic reset,
137   input  logic clr,
138   input  logic en,
139   output logic [WIDTH-1:0] cnt
140   );
```

```
141
142   always_ff @(posedge CLOCK_100, posedge reset) begin
143     if (reset)
144       cnt <= '0;
145     else if (clr)
146       cnt <= '0;
147     else if (en)
148       cnt <= cnt + 1'b1;
149   end
150
151 endmodule : SSDCounter
152
153 /*
154  *  This is essentially the SevenSegmentDisplay from HW2. There are
155  *  two differences.  Firstly, it correctly decodes hexadecimal values
156  *  and not just BCD values.  Secondly, the dec_points input allows
157  *  the decimal points on the 8 displays to be illuminated.
158  */
159 module SevenSegmentDisplay
160   (input logic [3:0] num7, num6, num5, num4, num3, num2, num1, num0,
161    input logic [7:0] blank,
162    input logic [7:0] dec_points,
163    output logic [7:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
164
165    logic [6:0] seg7, seg6, seg5, seg4, seg3, seg2, seg1, seg0;
166
167    HextoSevenSegment digit0(.hex(num0), .segment(seg0));
168    HextoSevenSegment digit1(.hex(num1), .segment(seg1));
169    HextoSevenSegment digit2(.hex(num2), .segment(seg2));
170    HextoSevenSegment digit3(.hex(num3), .segment(seg3));
171    HextoSevenSegment digit4(.hex(num4), .segment(seg4));
172    HextoSevenSegment digit5(.hex(num5), .segment(seg5));
173    HextoSevenSegment digit6(.hex(num6), .segment(seg6));
174    HextoSevenSegment digit7(.hex(num7), .segment(seg7));
175
176    assign HEX0 = (blank[0]) ? '1 : {~dec_points[0], seg0};
177    assign HEX1 = (blank[1]) ? '1 : {~dec_points[1], seg1};
178    assign HEX2 = (blank[2]) ? '1 : {~dec_points[2], seg2};
179    assign HEX3 = (blank[3]) ? '1 : {~dec_points[3], seg3};
180    assign HEX4 = (blank[4]) ? '1 : {~dec_points[4], seg4};
181    assign HEX5 = (blank[5]) ? '1 : {~dec_points[5], seg5};
182    assign HEX6 = (blank[6]) ? '1 : {~dec_points[6], seg6};
183    assign HEX7 = (blank[7]) ? '1 : {~dec_points[7], seg7};
184
185 endmodule: SevenSegmentDisplay
186
187 /*
188  * Very similar to the BCDtoSevenSegment module from HW2, but
189  * now with hex support!
190  */
191 module HextoSevenSegment
192   (input  logic [3:0] hex,
193    output logic [6:0] segment);
194
195   always_comb
196     unique case (hex)
197       4'h0: segment = 7'b1000000;
198       4'h1: segment = 7'b1111001;
199       4'h2: segment = 7'b0100100;
200       4'h3: segment = 7'b0110000;
201       4'h4: segment = 7'b0011001;
202       4'h5: segment = 7'b0010010;
203       4'h6: segment = 7'b0000010;
204       4'h7: segment = 7'b1111000;
205       4'h8: segment = 7'b0000000;
206       4'h9: segment = 7'b0011000;
207       4'hA: segment = 7'b0001000;
208       4'hB: segment = 7'b0000011;
209       4'hC: segment = 7'b1000110;
210       4'hD: segment = 7'b0100001;
211       4'hE: segment = 7'b0000110;
```

```
212       4'hF: segment = 7'b0001110;
213     endcase
214
215 endmodule : HextoSevenSegment
```