UNIVERSIDADE TECNOLÓGICA FEDERAL DO PARANÁ ENGENHARIA ELÉTRICA/CONTROLE E AUTOMAÇÃO/MESTRADO EM SISTEMAS DE ENERGIA

JOSÉ MÁRIO NISHIHARA DE ALBUQUERQUE

RELATÓRIO 1 INTRODUÇÃO AO SOFTWARE QUARTUS

CURITIBA

Sumário

1	PROJETO 1	2
2	PROJETO 2	3
3	PROJETO 3	4


1 PROJETO 1


Código 1: VHDL do projeto 1.


```
2 -- Aula 1
3 -- Projeto Digital com logica programavel em VHDL |
4 -- Jose Mario Nishihara
 -- CPGEI/UTFPR
8 LIBRARY ieee;
9 USE ieee.std_logic_1164.all;
11
13 ENTITY aula1 IS
14
  PORT (
15
    a, b : IN STD_LOGIC ;
       s : OUT STD_LOGIC
17
      );
18
20 END aula1;
21
22
24 ARCHITECTURE behavior OF aula1 IS
26
  s <= (a AND NOT b) OR (NOT a AND b);
29 END behavior;
```

Figura 1: Sumário de compilação do projeto 1.

1 15 dia 1. Dalliano di	e compilação do projeto 1.
Flow Status	Successful - Mon Jun 09 15:02:22 2025
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	aula1
Top-level Entity Name	aula1
Family	Cyclone IV E
Device	EP4CE22F17C8
Timing Models	Final
Total logic elements	1 / 22,320 (< 1 %)
Total registers	0
Total pins	3 / 154 (2 %)
Total virtual pins	0
Total memory bits	0 / 608,256 (0 %)
Embedded Multiplier 9-bit elements	0 / 132 (0 %)
Total PLLs	0 / 4 (0 %)







2 PROJETO 2

Figura 4: Diagrama de blocos do projeto 2.





Figura 5: Sumário de compilação do projeto 2.

Flow Status	Successful - Mon Jun 09 15:25:14 2025
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	aula1_2
Top-level Entity Name	aula1_2
Family	Cyclone IV E
Device	EP4CE22F17C6
Timing Models	Final
Total logic elements	1 / 22,320 (< 1 %)
Total registers	0
Total pins	3 / 154 (2 %)
Total virtual pins	0
Total memory bits	0 / 608,256 (0 %)
Embedded Multiplier 9-bit elements	0 / 132 (0 %)
Total PLLs	0/4(0%)







Figura 7: Simulação temporal do projeto 2.



3 PROJETO 3

Código 2: VHDL do projeto 3.

```
-- Aula 1
  -- Projeto Digital com logica programavel em VHDL
  -- Jose Mario Nishihara
  -- CPGEI/UTFPR
  library ieee;
  use ieee.std_logic_1164.all;
11
12
  entity aula1_3 is
13
    port(
14
         d,rst,clk : in std_logic;
15
           : out std_logic
16
        );
  end aula1_3;
19
20
21
  architecture behavior of aula1_3 is
22
  begin
23
    process (clk,rst)
24
    begin
25
      if (rst = '1') then
26
         q <= '0';
27
      elsif (rising_edge(clk)) then
28
         q \le d;
29
      end if;
30
    end process;
31
  end behavior;
```

Figura 8: Sumário de compilação do projeto 3.

Flow Status	Successful - Mon Jun 09 15:21:03 2025
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	aula1_3
Top-level Entity Name	aula1_3
Family	Cyclone IV E
Device	EP4CE22F17C6
Timing Models	Final
Total logic elements	1 / 22,320 (< 1 %)
Total registers	1
Total pins	4 / 154 (3 %)
Total virtual pins	0
Total memory bits	0 / 608,256 (0 %)
Embedded Multiplier 9-bit elements	0 / 132 (0%)
Total PLLs	0/4(0%)

Figura 9: RTL viewer do projeto 3.

