

Instituto Politécnico Nacional Escuela Superior de Cómputo



Arquitectura de Computadoras

Practica 10: Pila Hardware 2

Nombre: Sampayo Hernández Mauro

Grupo: <u>3CV8</u>

Profesor: Nayeli Vega García

Fecha de entrega: 17 de abril del 2020

Código de Implementación:

Pila

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC arith.ALL; -- Datos con signos y sin signo, y
operaciones aritmeticas
use IEEE.STD LOGIC unsigned.ALL; -- Realizar operaciones sin signo para los
ST LOGIC VECTOR
entity Pila is
    generic ( N: integer :=3;
              M: integer :=16);
    Port ( PC in : in STD LOGIC VECTOR (M-1 downto 0);
           PC out : out STD LOGIC VECTOR (M-1 downto 0);
           clk, clr, UP, DW, WPC : in STD LOGIC;
           SP: out std logic vector(N-1 downto 0));
end Pila;
architecture Behavioral of Pila is
type banco is array (0 to (2**N)-1) of std logic vector (M-1 downto 0);
signal aux: banco;
signal SP1: integer range 0 to (2**N)-1;
begin
    process(clk, clr)
        variable SPout : integer range 0 to (2**N)-1;
    begin
        if(clr = '1')then
             SPout := 0;
             aux <= (others => (others => '0'));
        elsif(clk'event and clk = '1')then
             if(WPC = '0' and UP = '0' and DW = '0') then--incremento
                 aux(SPout) <= aux(SPout)+1;</pre>
             elsif(WPC = '1' and UP = '1' and DW = '0')then--CALL
                 SPout := SPout + 1;
                 aux(SPout) <= PC in;</pre>
             elsif(WPC = '1' and \overline{UP} = '0' and \overline{DW} = '0') then--JUMP
                aux(SPout) <= PC in;</pre>
             elsif(WPC = '0' and UP = '0' and DW = '1') then--RET
                SPout := SPout - 1;
                aux(SPout) <= aux(SPout)+1;</pre>
             end if;
        end if;
        SP1 <= SPout;
    end process;
    SP <= conv std logic vector(SP1, 3);
    PC out <= aux(SP1);
end Behavioral;
```

StackPointer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity StackPointer is
    Port ( clk, clr, UP, DW : in STD LOGIC;
           SP: inout STD LOGIC VECTOR(2 downto 0));
end StackPointer;
architecture Behavioral of StackPointer is
begin
    process(clk, clr)
    begin
        if(clr = '1') then
            SP <= "000";
        elsif(RISING EDGE(clk)) then
            if(UP = '1') then
                SP \leq SP + 1;
            elsif(DW = '1')then
                SP <= SP - 1;
            end if;
        end if;
    end process;
end Behavioral;
      Demux
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Demux is
    Port ( WPC : in STD LOGIC;
           SP: in STD LOGIC VECTOR(2 downto 0);
           dex: out STD LOGIC VECTOR(7 downto 0));
end Demux;
architecture Behavioral of Demux is
begin
    dex(0) \le WPC when SP = "000" else '0';
    dex(1) \le WPC when SP = "001" else '0';
    dex(2) \leftarrow WPC when SP = "010" else '0';
    dex(3) \leftarrow WPC when SP = "011" else '0';
    dex(4) \leftarrow WPC when SP = "100" else '0';
    dex(5) \le WPC when SP = "101" else '0';
    dex(6) \le WPC when SP = "110" else '0';
    dex(7) \le WPC when SP = "111" else '0';
end Behavioral;
```

• Mux

end component;

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux is
    Port( PCin0: in std logic vector(15 downto 0);
          PCin1: in std logic vector(15 downto 0);
          PCin2: in std_logic_vector(15 downto 0);
          PCin3: in std logic vector(15 downto 0);
          PCin4: in std logic vector (15 downto 0);
          PCin5: in std logic vector(15 downto 0);
          PCin6: in std logic vector(15 downto 0);
          PCin7: in std logic vector(15 downto 0);
          SP : in STD LOGIC VECTOR (2 downto 0);
          PC out: out STD LOGIC VECTOR (15 downto 0));
end Mux;
architecture Behavioral of Mux is
begin
    PC out <= PCin0 when SP = "000" else
              PCin1 when SP = "001" else
              PCin2 when SP = "010" else
              PCin3 when SP = "011" else
              PCin4 when SP = "100" else
              PCin5 when SP = "101" else
              PCin6 when SP = "110" else
              PCin7;
end Behavioral;
Código de Simulación:
library IEEE;
LIBRARY STD;
USE STD.TEXTIO.ALL;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL; -- PERMITE USAR STD_LOGIC
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
entity Pila tb is
end Pila tb;
architecture Behavioral of Pila tb is
component Pila
    Port ( PC in : in STD LOGIC VECTOR (15 downto 0);
           PC out : out STD LOGIC VECTOR (15 downto 0);
           clk, clr, UP, DW, WPC : in STD_LOGIC;
```

SP: out STD LOGIC VECTOR (2 downto 0));


```
--Inputs
signal PC in : STD LOGIC VECTOR (15 downto 0) := (others => '0');
signal clk : STD LOGIC := '0';
signal clr : STD LOGIC := '0';
signal UP : STD LOGIC := '0';
signal DW : STD LOGIC := '0';
signal WPC : STD LOGIC := '0';
--Outputs
signal PC out : STD LOGIC VECTOR (15 downto 0);
signal SP: STD LOGIC VECTOR (2 downto 0);
-- Clock period definitions
constant clk period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: pila PORT MAP (
        PC in => PC in,
        clk => clk,
        clr => clr,
        UP \implies UP,
        DW => DW
        WPC => WPC,
        PC out => PC out,
        SP => SP
        );
    -- Clock process definitions
    clk process :process
    begin
        clk <= '0';
        wait for clk period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;
    -- Stimulus process
    stim proc: process
        file ARCH RES : TEXT; -- archivo de resultados
        variable LINEA RES : line; -- linea de resultado
        file ARCH VEC : TEXT; -- archivo de vectores
        variable LINEA VEC : line; --linea de vectores
        --Variables
        variable V PC in, V PC out: STD LOGIC VECTOR(15 DOWNTO 0);
        variable v SP : std logic vector(3 downto 0);
        variable V clr, V UP, V DW, V WPC: STD LOGIC;
        --Cadena
        variable CADENA : STRING(1 TO 4);
    begin
        file open (ARCH VEC, "VECTORES.txt", READ MODE);
        file open (ARCH RES, "RESULTADO.txt", WRITE MODE);
        --Impresion de Cadenas
        CADENA := " IN";
```

```
write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " UP";
        write (LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " DW";
        write (LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " WPC";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " CLR";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " SP";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " PC";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        writeline (ARCH RES, LINEA RES); -- Escribe la linea en el archivo
        --Impresión de Resultados
        wait for 100 ns;
        for i in 0 to 25 loop
           --Lectura de cadenas de VECTORES.txt
            readline (ARCH VEC, LINEA VEC); -- Lee una linea completa
            hread (LINEA VEC, V PC in);
            PC in <= V PC in;
            read(LINEA VEC, V UP);
            UP <= V UP;
            read(LINEA VEC, V DW);
            DW <= V DW;
            read(LINEA VEC, V_WPC);
            WPC <= V WPC;
            read(LINEA VEC, V clr);
            clr <= V clr;</pre>
            wait until RISING EDGE (clk);
            V PC out := PC out; -- asignando salida
            V SP := '0' & SP;
            --Escribiendo Resultados
            Hwrite(LINEA RES, V PC in, right, 5);
            write(LINEA RES, V UP, right, 5);
            write(LINEA RES, V DW, right, 5);
            write(LINEA_RES, V_WPC, right, 5);
            write(LINEA RES, V clr, right, 5);
            Hwrite(LINEA RES, V SP, right, 5);
            Hwrite (LINEA RES, V PC out, right, 5);
            writeline (ARCH RES, LINEA RES); -- Escribe la linea en el
archivo
        end loop;
        file close(ARCH VEC); -- Cierra el archivo
        file close (ARCH RES); -- Cierra el archivo
   end process;--Stimulus process
end Behavioral;
```

Simulación:



Archivo de entrada:



Archivo de salida:

RESULTADO: Bloc de notas							
Archivo	Edición	For	mato	Ver A	yuda		
IN	UP	DW	WPC	CLR	SP	PC	
0000	0	0	0	1	0	0000	
0000	0	0	0	0	0	0000	
0000	0	0	0	0	0	0001	
0022	0	0	1	0	0	0002	
0000	0	0	0	0	0	0022	
0000	0	0	0	0	0	0023	
0061	1	0	1	0	0	0024	
0000	0	0	0	0	1	0061	
0000	0	0	0	0	1	0062	
0064	1	0	1	0	1	0063	
0000	0	0	0	0	2	0064	
0000	0	0	0	0	2	0065	
0000	0	0	0	0	2	0066	
0000	0	1	0	0	2	0067	
0000	0	0	0	0	1	0064	
0000	0	0	0	0	1	0065	
0000	0	1	0	0	1	0066	
012C	0	0	1	0	0	0025	
0379	1	0	1	0	0	012C	
0000	0	0	0	0	1	0379	
0000	0	0	0	0	1	037A	
0000	0	0	0	0	1	037B	
0000	0	1	0	0	1	037C	
0000	0	1	0	0	0	012D	

Diagrama RTL:

