

# Instituto Politécnico Nacional Escuela Superior de Cómputo



## Arquitectura de Computadoras

Practica 11: Pila Hardware 2

Nombre: Sampayo Hernández Mauro

**Grupo:** <u>3CV8</u>

Profesor: Nayeli Vega García

Fecha de entrega: 18 de abril del 2020

#### Código de Implementación:

• Pila

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC arith.ALL; -- Datos con signos y sin signo, y
operaciones aritmeticas
use IEEE.STD LOGIC unsigned.ALL; -- Realizar operaciones sin signo para los
ST LOGIC VECTOR
entity Pila is
    generic ( N: integer :=3;
              M: integer :=16);
    Port ( PC in : in STD LOGIC VECTOR (M-1 downto 0);
           PC out : out STD LOGIC VECTOR (M-1 downto 0);
           clk, clr, UP, DW, WPC : in STD LOGIC;
           SP: out std logic vector(N-1 downto 0));
end Pila;
architecture Behavioral of Pila is
type banco is array (0 to (2**N)-1) of std logic vector (M-1 downto 0);
signal aux: banco;
signal SP1: integer range 0 to (2**N)-1;
begin
    process(clk, clr)
        variable SPout : integer range 0 to (2**N)-1;
    begin
        if(clr = '1')then
             SPout := 0;
             aux <= (others => (others => '0'));
        elsif(clk'event and clk = '1')then
             if(WPC = '0' and UP = '0' and DW = '0') then--incremento
                 aux(SPout) <= aux(SPout)+1;</pre>
             elsif(WPC = '1' and UP = '1' and DW = '0')then--CALL
                 SPout := SPout + 1;
                 aux(SPout) <= PC in;</pre>
             elsif(WPC = '1' and \overline{UP} = '0' and \overline{DW} = '0') then--JUMP
                aux(SPout) <= PC in;</pre>
             elsif(WPC = '0' and UP = '0' and DW = '1') then--RET
                SPout := SPout - 1;
                aux(SPout) <= aux(SPout)+1;</pre>
             end if;
        end if;
        SP1 <= SPout;
    end process;
    SP <= conv std logic vector(SP1, 3);
    PC out <= aux(SP1);
end Behavioral;
```

#### MemoriaPrograma

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC arith.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity MemoriaPrograma is
    generic ( d : integer := 25;
             a : integer := 16);
    Port (PC : in STD LOGIC VECTOR (a-1 downto 0);
          Inst : out STD LOGIC VECTOR (d-1 downto 0));
end MemoriaPrograma;
architecture Behavioral of MemoriaPrograma is
--INSTRUCCIONES
--Tipo I
constant LI : std logic vector(4 downto 0) := "00001";
constant LWI : std logic vector(4 downto 0) := "00010";
constant LW : std logic vector(4 downto 0) := "10111";
constant SWI : std logic vector(4 downto 0) := "00011";
constant SW : std logic vector(4 downto 0) := "00100";
constant ADDI : std logic vector(4 downto 0):= "00101";
constant SUBI : std logic vector(4 downto 0):= "00110";
constant ANDI: std logic vector(4 downto 0) := "00111";
constant ORI : std logic vector(4 downto 0) := "01000";
constant XORI : std logic vector(4 downto 0) := "01001";
constant NANDI : std logic vector(4 downto 0):= "01010";
constant NORI: std logic vector(4 downto 0) := "01011";
constant XNORI : std logic vector(4 downto 0):= "01100";
constant BEQI : std_logic_vector(4 downto 0):= "01101";
constant BNEI : std_logic_vector(4 downto 0):= "01110";
constant BLTI : std logic vector(4 downto 0):= "01111";
constant BLETI : std logic vector(4 downto 0):= "10000";
constant BGTI : std logic vector(4 downto 0):= "10001";
constant BGETI : std logic vector(4 downto 0):= "10010";
--Tipo R
constant TR : std logic vector(4 downto 0) := "00000";--Operaci□ipo R
constant ADD : std_logic vector(3 downto 0) := "0000";
constant SUB : std logic vector(3 downto 0) := "0001";
constant OpAND : std logic vector(3 downto 0) := "0010";
constant OpOR : std logic vector(3 downto 0) := "0011";
constant OpXOR : std logic vector(3 downto 0) := "0100";
constant OpNAND: std_logic_vector(3 downto 0) := "0101";
constant OpNOR : std logic vector(3 downto 0) := "0110";
constant OpXNOR : std logic vector(3 downto 0) := "0111";
constant OpNoT : std logic vector(3 downto 0) := "1000";
constant OpSLL : std logic vector(3 downto 0) := "1001";
constant OpSRL : std logic vector(3 downto 0) := "1010";
--Tipo J
constant B: std logic vector(4 downto 0):= "10011";
constant CALL : std logic vector(4 downto 0):= "10100";
--Otros
```

```
constant RET : std logic vector(4 downto 0):= "10101";
constant NOP : std logic vector(4 downto 0):= "10110";
--Sin Uso
constant SU : std logic vector(3 downto 0) := "0000"; --Sin Uso
--REGISTROS
constant R0 : std logic vector(3 downto 0) := "0000";
constant R1 : std logic vector(3 downto 0) := "0001";
constant R2 : std logic vector(3 downto 0) := "0010";
constant R3 : std logic vector(3 downto 0) := "0011";
constant R4 : std logic vector(3 downto 0) := "0100";
constant R5 : std logic vector(3 downto 0) := "0101";
constant R6 : std logic vector(3 downto 0) := "0110";
constant R7 : std logic vector(3 downto 0) := "0111";
constant R8 : std logic vector(3 downto 0) := "1000";
constant R9 : std logic vector(3 downto 0) := "1001";
constant R10 : std_logic_vector(3 downto 0) := "1010";
constant R11 : std_logic_vector(3 downto 0) := "1011";
constant R12 : std_logic_vector(3 downto 0) := "1100";
constant R13 : std logic vector(3 downto 0) := "1101";
constant R14 : std logic vector(3 downto 0) := "1110";
constant R15 : std logic vector(3 downto 0) := "1111";
-- COMANDOS : 0
type banco is array (0 to (2**10)-1) of std logic vector(d-1 downto 0);
constant memProg : banco := (
LI & R6 & x"0057", --1 LI R6, \#87
LI & R8 & x"005a", --2 LI R8, #90
TR & R8 & R2 & R3 & SU & ADD, --3 ADD R8, R2, R3
TR & R1 & R2 & R3 & SU & SUB, --4 SUB R1, R2, R3
CALL & SU & x"0009", --5 CALL 0x09
LI & R6 & x"0057", --6 LI R6, #87
LI & R8 & x"005a", --7 LI R8, #90
CALL & SU & x"000d", --8 CALL 13
TR & R8 & R2 & R3 & SU & ADD, --9 ADD R8, R2, R3
TR & R1 & R2 & R3 & SU & SUB, --10 SUB R1, R2, R3
LI & R6 & x"0057", --11 LI R6, #87
RET & SU & SU & SU & SU, --12 RET
TR & R1 & R2 & R3 & SU & SUB, --13 SUB R1, R2, R3
LI & R6 & x"0057", --14 LI R6, #87
RET & SU & SU & SU & SU, --15 RET
B & SU & x"0012", --16 B 18
NOP & SU & SU & SU & SU, --17 NOP
NOP & SU & SU & SU & SU, --18 NOP
B & SU & x"0011", --19 B 17
others => (others => '0'));
begin
    Inst <= memProg(conv integer(PC));</pre>
end Behavioral;
```

#### • Pila MemoriaPrograma

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Pila MemoriaPrograma is
    generic ( d : integer := 25;
              a : integer := 16;
              s : integer := 3);
    Port( PC in : in STD LOGIC VECTOR (a-1 downto 0);
          clk, clr, UP, DW, WPC : in STD LOGIC;
          PC out : out STD LOGIC VECTOR (a-1 downto 0);
          Inst : out STD LOGIC VECTOR (d-1 downto 0);
          SP : out STD LOGIC VECTOR(s-1 downto 0));
end Pila MemoriaPrograma;
architecture Behavioral of Pila MemoriaPrograma is
component Pila is
    Port ( PC in : in STD LOGIC VECTOR (a-1 downto 0);
           PC_out : out STD_LOGIC_VECTOR (a-1 downto 0);
           clk, clr, UP, DW, WPC : in STD_LOGIC;
           SP: out std logic vector(S-1 downto 0));
end component;
component MemoriaPrograma is
    Port (PC : in STD LOGIC VECTOR (a-1 downto 0);
          Inst : out STD LOGIC VECTOR (d-1 downto 0));
end component;
signal PC: STD LOGIC VECTOR (a-1 downto 0);
signal SP out: STD LOGIC VECTOR (a-1 downto 0);
begin
    Stack: pila
    Port map ( PC in => PC in,
              clk => clk,
              clr => clr,
              UP => UP,
              DW => DW
              WPC => WPC,
              PC out => PC,
              SP \Rightarrow SP);
    Memory: MemoriaPrograma
    Port map( PC => PC, --el segundo PC es la se□:v
              Inst => Inst);
    PC out <= PC;</pre>
end Behavioral;
```

#### Código de Simulación:

```
library IEEE;
LIBRARY STD;
USE STD. TEXTIO. ALL;
USE IEEE.STD LOGIC TEXTIO.ALL; -- PERMITE USAR STD LOGIC
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
entity Pila MemoriaPrograma tb is
end Pila MemoriaPrograma tb;
architecture Behavioral of Pila MemoriaPrograma tb is
component Pila MemoriaPrograma is
    Port( PC in : in STD LOGIC VECTOR (15 downto 0);
          clk, clr, UP, DW, WPC : in STD LOGIC;
          PC out : out STD LOGIC VECTOR (15 downto 0);
          Inst : out STD LOGIC VECTOR (24 downto 0);
          SP : out STD LOGIC VECTOR(2 downto 0));
end component;
--Inputs
signal PC in : STD LOGIC VECTOR (15 downto 0) := (others => '0');
signal clk : STD LOGIC := '0';
signal clr : STD LOGIC := '0';
signal UP : STD LOGIC := '0';
signal DW : STD LOGIC := '0';
signal WPC : STD LOGIC := '0';
--Outputs
signal PC out : STD LOGIC VECTOR (15 downto 0);
signal Inst : STD LOGIC VECTOR (24 downto 0);
signal SP : STD LOGIC VECTOR(2 downto 0);
-- Clock period definitions
constant clk period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Pila MemoriaPrograma PORT MAP (
        PC in => PC in,
        clk => clk,
        clr => clr,
        UP => UP,
        DW => DW
        WPC => WPC,
        Inst => Inst,
        PC out => PC out,
        SP => SP
        );
    -- Clock process definitions
    clk process :process
    begin
```

```
clk <= '0';
        wait for clk period/2;
        clk <= '1';
        wait for clk period/2;
    end process;
    -- Stimulus process
    stim proc: process
    file ARCH RES : TEXT; -- Archivo de resultados
    variable LINEA RES : line; -- linea de resultado
    file ARCH VEC : TEXT; -- Archivo de vectores
    variable LINEA VEC : line; -- Linea de vectores
    --Variables
    variable v PC in: STD LOGIC VECTOR(15 DOWNTO 0);
    variable v SP : STD LOGIC VECTOR (2 downto 0);
    variable v PC out : std logic vector(15 downto 0);
    variable v_OP_CODE: STD_LOGIC_VECTOR(4 DOWNTO 0);
    variable v_Rd, v_Rt, v_Rs, v shamt, v FUNC CODE: STD LOGIC VECTOR(3
DOWNTO 0);
    variable v clr, v UP, v DW, v WPC: STD LOGIC;
    --Cadena
    variable CADENA : STRING(1 TO 6);
    begin
        file open (ARCH VEC, "VECTORES.txt", READ MODE);
        file open (ARCH RES, "RESULTADO.txt", WRITE MODE);
        --Impresi□e Cadenas
        CADENA := " SP";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " PC";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+2);
        CADENA := "OPCODE";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " Rd";
        write(LINEA_RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " Rt";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " Rs";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := " Shamt";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        CADENA := "F CODE";
        write(LINEA RES, CADENA, right, CADENA'LENGTH+1);
        writeline (ARCH RES, LINEA RES); -- Escribe la linea en el archivo
        --Impresion de Resultados
        wait for 100 ns;
        for i in 0 to 25 loop
           --Lectura de cadenas de VECTORES.txt
            readline (ARCH VEC, LINEA VEC); -- Lee una linea completa
            hread (LINEA VEC, V PC in);
            PC in <= V PC in;</pre>
            read(LINEA VEC, V UP);
            UP <= V UP;
            read(LINEA VEC, V DW);
            DW <= V DW;
```

```
WPC <= V WPC;
             read(LINEA VEC, V clr);
             clr <= V clr;</pre>
            wait until RISING EDGE(CLK);
             --Asignaci□e Salidas :0
             v SP := SP;
            v_PC_out := PC_out;
            v 	ext{ OP CODE (4)} := Inst(24);
            v 	ext{ OP CODE (3)} := Inst(23);
            v OP CODE(2) := Inst(22);
            v 	ext{ OP CODE (1)} := Inst(21);
            v 	ext{ OP CODE (0)} := Inst(20);
            v_Rd(3) := Inst(19);
            v_Rd(2) := Inst(18);
             v Rd(1) := Inst(17);
             v Rd(0) := Inst(16);
            v Rt(3) := Inst(15);
            v Rt(2) := Inst(14);
            v Rt(1) := Inst(13);
             v Rt(0) := Inst(12);
             v Rs(3) := Inst(11);
             v Rs(2) := Inst(10);
            v Rs(1) := Inst(9);
            v Rs(0) := Inst(8);
            v \text{ shamt (3)} := Inst(7);
             v 	ext{ shamt (2)} := Inst(6);
             v_shamt(1) := Inst(5);
             v \text{ shamt}(0) := Inst(4);
            v_FUNC_CODE(3) := Inst(3);
            v FUNC CODE(2) := Inst(2);
            v FUNC CODE(1) := Inst(1);
             v FUNC CODE(0) := Inst(0);
             --Escritura de Resultados
            Hwrite(LINEA RES, v SP, right, 7);
             Hwrite(LINEA_RES, v_PC_out, right, 7);
            write(LINEA_RES, v_OP_CODE, right, 7);
            write(LINEA RES, v Rd, right, 7);
            write(LINEA RES, v Rt, right, 7);
            write(LINEA RES, v Rs, right, 7);
             write(LINEA RES, v shamt, right, 7);
            write(LINEA RES, v FUNC CODE, right, 7);
            writeline (ARCH RES, LINEA RES); -- Escribe la linea en el
archivo
        end loop;
        file close(ARCH VEC); -- Cierra el archivo
```


read(LINEA\_VEC, V\_WPC);

#### Simulación:



#### Archivo de entrada:

#### Archivo de salida:



### **Diagrama RTL:**

