

Instituto Politécnico Nacional Escuela Superior de Cómputo



Arquitectura de Computadoras

Practica 14: Unidad de Control

Nombre: Sampayo Hernández Mauro

Grupo: <u>3CV8</u>

Profesor: Nayeli Vega García

Fecha de entrega: 28 de junio del 2020

Elementos de la Arquitectura

Código de Implementación

MfunCode

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity MfunCode is
     generic (
        D : integer := 20;
        A : integer := 4);
    Port ( funCode : in STD LOGIC VECTOR (A-1 downto 0);
           salidaD : out STD LOGIC VECTOR (D-1 downto 0));
end MfunCode;
architecture Behavioral of MfunCode is
    constant ADD: std logic vector := X"04433";
    constant SUB: std_logic_vector := X"04473";
    constant OpAND: std_logic_vector := X"04403";
    constant OpOR: std logic vector := X"04413";
    constant OpXOR: std logic vector := X"04423";
    constant OpNAND: std logic vector := X"044d3";
    constant OpNOR: std logic vector := X"044c3";
    constant OpXNOR: std logic vector := X"044a3";
    constant OpNOT: std logic vector := X"044d3";
    constant OpSLL: std logic vector := X"01400";
    constant OpSRL: std logic vector := X"01c00";
    type banco is array (0 to (2**A)-1) of std logic vector(D-1 downto
0);
    constant memoria : banco := (
        ADD, --00
        SUB,
                --01
        Opand, --02
        OpOR,
                --03
        OpXOR, --04
        OpNAND, --05
        OpNOR, --06
OpXNOR, --07
        OpNOT, --08
        OpSLL, --09
        OpsRL, --10
        others => (others => '0'));
    salidaD <= memoria(conv integer(funCode));</pre>
end Behavioral;
      MopCode
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
```

```
use IEEE.STD LOGIC UNSIGNED.ALL;
entity MopCode is
     generic (
       D : integer := 20;
        A : integer := 5);
    Port ( opCode : in STD LOGIC VECTOR (A-1 downto 0);
           salidaD : out STD LOGIC VECTOR (D-1 downto 0));
end MopCode;
architecture Behavioral of MOpcode is
--OPCODES--
--Tipo I
constant LI: std logic vector := x"00400";
constant LWI: std logic vector := x"04408";
constant LW: std logic vector := x"06531";
constant SWI: std logic vector := x"0800c";
constant SW: std logic vector := x"0A135";
constant ADDI: std_logic_vector := x"04533";
constant SUBI: std logic vector := x"04573";
constant ANDI: std logic vector := x"04503";
constant ORI: std logic vector := x"04513";
constant XORI: std logic vector := x"04523";
constant NANDI: std logic vector := x"045d3";
constant NORI: std logic vector := x"045c3";
constant XNORI: std logic vector := x"045a3";
constant BEQI: std logic vector := x"08071";
constant BNEI: std logic vector := x"08071";
constant BLTI: std logic vector := x"08071";
constant BLETI: std logic vector := x"08071";
constant BGTI: std logic vector := x"08071";
constant BGETI: std_logic_vector := x"08071";
constant SALTO: std logic vector := x"98333";--Saltos condicionales de
los B's tipo I
--Tipo J
constant B: std logic vector := x"10000";
constant CALL: std logic vector := x"50000";
--Otras Instrucciones
constant RET: std logic vector := x"20000";
constant NOP: std logic vector := x"00000";
type banco is array (0 to (2**A)-1) of std logic vector (D-1 downto 0);
constant memoria: banco := (
    SALTO, --00
    LI,
           --01
    LWI,
           --02
    SWI,
           --03
           --04
    SW,
           --05
    ADDI,
    SUBI,
           --06
    ANDI,
           --07
           --08
    ORI,
          --09
    XORI,
    NANDI, --10
```

```
NORI, --11
    XNORI, --12
           --13
    BEQI,
           --14
    BNEI,
           --15
    BLTI,
    BLETI, --16
    BGTI, --17
    BGETI, --18
            --19
           --20
    CALL,
           --21
    RET,
    NOP,
           --22
           --23
    LW,
    others => (others => '0'));
    salidaD <= memoria(conv integer(opCode));</pre>
end Behavioral;

    Mux SM

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux SM is
    Port ( MfunCode, MopCode : in STD LOGIC VECTOR (19 downto 0);
           SM : in STD LOGIC;
           Microinstruccion : out STD LOGIC VECTOR (19 downto 0));
end Mux SM;
architecture Behavioral of Mux SM is
begin
    Microinstruccion <= MopCode when SM = '1' else MfunCode;
end Behavioral;

    Mux_SODPC

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux SODPC is
    Port ( opCode : in STD LOGIC VECTOR (4 downto 0);
           SDOPC : in STD LOGIC;
           salida : out STD LOGIC VECTOR (4 downto 0));
end Mux SODPC;
architecture Behavioral of Mux SODPC is
begin
    salida <= opCode when SDOPC = '1' else "00000";</pre>
end Behavioral;

    Decodificador Instruccion

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
```

```
entity Decodificador Instruccion is
    Port (opCode : in STD LOGIC VECTOR (4 downto 0);
           TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI: out
STD LOGIC);
end Decodificador Instruccion;
architecture Behavioral of Decodificador Instruccion is
begin
    TIPOR <= '1' when opCode = "00000" else '0';
    BEQI <= '1' when opCode = "01101" else '0';</pre>
    BNEQI <= '1' when opCode = "01110" else '0';
    BLTI <= '1' when opCode = "01111" else '0';
    BLETI <= '1' when opCode = "10000" else '0';
    BGTI <= '1' when opCode = "10001" else '0';
    BGETI <= '1' when opCode = "10010" else '0';
end Behavioral;
   Nivel
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nivel is
    Port ( clk, clr : in STD LOGIC;
           NA : out STD LOGIC);
end Nivel;
architecture Behavioral of nivel is
    signal A: std logic := '0';
    signal B: std logic := '0';
    process (clk) begin
        if (clk'event and clk = '1') then --rising edge(clk)
            A \leq NOT A;
        if (clk'event and clk = '0') then --falling edge(clk)
            B <= NOT B;
        end if;
    end process;
    NA \leftarrow '0' when clr='1' else (A XOR B);
end Behavioral;
      Regitro_Estado
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Registro Estado is
    Port ( clk, clr, LF : in STD LOGIC;
           banderas : in STD LOGIC VECTOR (3 downto 0);
           Q : out STD LOGIC VECTOR (3 downto 0));
end Registro Estado;
```

```
architecture Behavioral of Registro Estado is
begin
    process(clk, clr) begin
        if clr = '1' then
             Q <= "0000";
        elsif (clk'event and clk='0') then
             if LF = '1' then
                0 <= banderas;</pre>
             end if;
        end if;
    end process;
end Behavioral;

    Condicion

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Condicion is
    Port ( Q : in STD LOGIC VECTOR (3 downto 0);
           EQ, NEQ, LT, LE, GTI, GET : out STD LOGIC);
end Condicion;
architecture Behavioral of Condicion is
begin
    -- (0, N, Z, C)
    EQ <= '1' when Q= "0010" else '0';--Z
    NEQ <= not Q(1);--not(Z)</pre>
    LT \leq Q(2); --not(C)
    LE \leq (Q(2) \text{ or } Q(1)); --Z + \text{not}(C)
    GTI \leftarrow not Q(2); --not(Z) and C
    GET <=((not Q(2)) or Q(1));--C
end Behavioral;

    Carta_ASM

library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Carta ASM is
    Port ( TIPOR, BEQ, BNEQ, BLT, BLE, BGT, BGET, NA : in STD LOGIC;
           EQ, NEQ, LT, LE, GTI, GET : in STD LOGIC;
           clk, clr : in STD LOGIC;
           SDOPC, SM : out STD LOGIC);
end Carta ASM;
architecture Behavioral of Carta ASM is
begin
estados: process (clk, clr, TIPOR, BEQ, BNEQ, BLT, BLE, BGT, BGET, NA,
EQ, NEQ, LT, LE, GTI, GET)
    begin
        if clr = '1' then
            SDOPC <= '0';
            SM <= '0';
```

```
elsif rising edge(clk) then
    if TIPOR = '1' then
       SDOPC <= '0';
       SM <= '0';
    else
       if BEQ = '1' then --BEQ
            if NA = '1' then --VERIFICACION
                SDOPC <= '0';
                SM <= '1';
       elsif EQ = '1' then --SALTO
                SDOPC <= '1';
                SM <= '1';
       else
                SDOPC <= '0';
                SM <= '1';
        end if;
   elsif BNEQ = '1' then--BNEQ
        if NA = '1' then --VERIFICACION
            SDOPC <= '0';
            SM <= '1';
        elsif NEQ = '1' THEN --SALTO
            SDOPC <= '1';
            SM <= '1';
        else
            SDOPC <= '0';
            SM <= '1';
        end if;
    elsif BLT = '1' then --BLT
       if NA = '1' then --VERIFICACION
            SDOPC <= '0';
            SM <= '1';
        elsif LT = '1' then --SALTO
            SDOPC <= '1';
            SM <= '1';
        else
            SDOPC <= '0';
            SM <= '1';
        end if;
    elsif BLE = '1' then --BLE
       if NA = '1' then --VERIFICACION
           SDOPC <= '0';
            SM <= '1';
        elsif LE = '1' then --SALTO
           SDOPC <= '1';
            SM <= '1';
        else
            SDOPC <= '0';
            SM <= '1';
        end if;
    elsif BGT = '1' then --BGT
        if NA = '1' then --VERIFICACION
            SDOPC <= '0';
            SM <= '1';
        elsif GTI = '1' then --SALTO
            SDOPC <= '1';
            SM <= '1';
        else
```

```
SDOPC <= '0';
                    SM <= '1';
                end if;
            elsif BGET = '1' then --BGET
                if NA = '1' then --VERIFICACION
                    SDOPC <= '0';
                    SM <= '1';
                elsif GET = '1' then --SALTO
                    SDOPC <= '1';
                    SM <= '1';
                else
                    SDOPC <= '0';
                    SM <= '1';
                end if;
            end if;
        end if;
    end if;
end process;
end Behavioral;
```

Código de Simulación

MfunCode

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
entity MfunCode tb is
end MfunCode tb;
architecture Behavioral of MfunCode tb is
component MfunCode is
    Port ( funCode : in STD LOGIC VECTOR (3 downto 0);
           salidaD : out STD LOGIC VECTOR (19 downto 0));
end component;
--Inputs
signal funCode : STD LOGIC VECTOR(3 downto 0) := (others => '0');
--Outputs
signal salidaD : STD LOGIC VECTOR(19 downto 0);
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: MfunCode
    Port Map ( funCode => funCode,
               salidaD => salidaD);
    -- Stimulus process
    stim proc: process
    begin
        funCode <= x"0";</pre>
        wait for 50 ns;
        funCode \leftarrow x"1";
```

```
wait for 50 ns;
         funCode <= x"2";</pre>
         wait for 50 ns;
         funCode <= x"3";</pre>
         wait for 50 ns;
         funCode <= x"4";</pre>
         wait for 50 ns;
         funCode \leq= x"5";
         wait for 50 ns;
         funCode <= x"6";</pre>
         wait for 50 ns;
         funCode \leq= x"7";
         wait for 50 ns;
         funCode <= x"8";</pre>
         wait for 50 ns;
         funCode <= x"9";</pre>
         wait for 50 ns;
         funCode <= x"A";</pre>
         wait for 50 ns;
         funCode <= x"B";</pre>
         wait for 50 ns;
         funCode <= x"C";</pre>
         wait for 50 ns;
         funCode <= x"D";</pre>
         wait for 50 ns;
         funCode <= x"E";</pre>
         wait for 50 ns;
         funCode <= x"F";</pre>
         wait for 50 ns;
         wait;
    end process;
end Behavioral;
       MopCode
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
entity MopCode tb is
end MopCode tb;
architecture Behavioral of MopCode tb is
component MopCode is
    Port ( opCode : in STD LOGIC VECTOR (4 downto 0);
           salidaD : out STD LOGIC VECTOR (19 downto 0));
end component;
signal opCode : STD LOGIC VECTOR(4 downto 0) := (others => '0');
--Outputs
signal salidaD : STD LOGIC VECTOR(19 downto 0);
begin
    -- Instantiate the Unit Under Test (UUT)
```

```
uut: MopCode
        Port Map ( opCode => opCode,
                   salidaD => salidaD);
    -- Stimulus process
    stim proc: process
    begin
        opCode <= "00001";--LI
        wait for 50 ns;
        opCode <= "00011";--SWI
        wait for 50 ns;
        opCode <= "00101";--ADDI
        wait for 50 ns;
        opCode <= "00110";--SUBI
        wait for 50 ns;
        opCode <= "01001";--XORI
        wait for 50 ns;
        opCode <= "01100"; -- XNORI
        wait for 50 ns;
        opCode <= "011111";--BLTI
        wait for 50 ns;
        opCode <= "10010";--BGETI
        wait for 50 ns;
        opCode <= "10011";--B
        wait for 50 ns;
        opCode <= "10100";--CALL
        wait for 50 ns;
        opCode <= "10101"; -- RET
        wait for 50 ns;
        opCode <= "10110";--NOP
        wait for 50 ns;
        wait;
    end process;
end Behavioral;
```

Decodificador_Instruccion

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Decodificador_Instruccion_tb is
end Decodificador_Instruccion_tb;

architecture Behavioral of Decodificador_Instruccion_tb is

component Decodificador_Instruccion is
    Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
        TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out STD_LOGIC);
end component;

--Inputs
signal opCode :STD_LOGIC_VECTOR(4 downto 0) := (others => '0');

--Outputs
signal TIPOR : STD_LOGIC;
signal BEQI : STD_LOGIC;
```

```
signal BNEQI : STD LOGIC;
signal BLTI : STD LOGIC;
signal BLETI : STD LOGIC;
signal BGTI : STD LOGIC;
signal BGETI : STD LOGIC;
begin
    uut: Decodificador Instruccion
    Port Map ( opCode => opCode,
               TIPOR => TIPOR,
               BEQI => BEQI,
               BNEQI => BNEQI,
               BLTI => BLTI,
               BLETI => BLETI,
               BGTI => BGTI,
               BGETI => BGETI);
    -- Stimulus process
    stim_proc: process
    begin
        opCode <= "00001";--LI
        wait for 50 ns;
        opCode <= "000000";--Tipo R
        wait for 50 ns;
        opCode <= "01101";--BEQI
        wait for 50 ns;
        opCode <= "01110";--BNEI
        wait for 50 ns;
        opCode <= "011111";--BLTI
        wait for 50 ns;
        opCode <= "10000";--BLETI
        wait for 50 ns;
        opCode <= "10001";--BGTI
        wait for 50 ns;
        opCode <= "10010";--BGETI
        wait for 50 ns;
        wait;
   end process;
end Behavioral;
   Nivel
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nivel_tb is
end Nivel tb;
architecture Behavioral of Nivel tb is
component Nivel is
    Port ( clk, clr : in STD LOGIC;
           NA : out STD LOGIC);
end component;
--Inputs
```

```
signal clk : STD LOGIC := '0';
signal clr : STD LOGIC := '0';
--Outputs
signal NA : STD LOGIC;
-- Clock period definitions
constant clk period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Nivel
    Port Map ( clk => clk,
               clr => clr,
               NA => NA);
    -- Clock process definitions
    clk_process :process
    begin
        clk <= '0';
        wait for clk period/2;
        clk <= '1';
        wait for clk period/2;
    end process;
    -- Stimulus process
    stim proc: process
    begin
        wait for 20 ns;
        clr <= '1';
        wait for 20 ns;
        clr <= '0';
        wait for 40 ns;
        wait for 20 ns;
        clr <= '1';
        wait for 25 ns;
        clr <= '0';
        wait for 40 ns;
        wait;
   end process;
end Behavioral;
      Regitro_Estado
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Registro Estado tb is
end Registro_Estado_tb;
architecture Behavioral of Registro Estado tb is
component Registro Estado is
    Port ( clk, clr, LF : in STD LOGIC;
```

```
banderas : in STD LOGIC VECTOR (3 downto 0);
           Q : out STD LOGIC VECTOR (3 downto 0));
end component;
--Inputs
signal clk : STD LOGIC := '0';
signal clr : STD LOGIC := '0';
signal LF : STD LOGIC := '0';
signal banderas : STD LOGIC VECTOR(3 downto 0) := (others => '0');
--Outputs
signal Q : STD LOGIC VECTOR(3 downto 0);
-- Clock period definitions
constant CLK period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Registro_Estado
        Port Map ( clk => clk,
                   clr => clr,
                   LF \implies LF,
                   banderas => banderas,
                   Q \Rightarrow Q;
    -- Clock process definitions
    CLK process :process
    begin
        clk <= '0';
        wait for CLK period/2;
        clk <= '1';
        wait for CLK period/2;
    end process;
    -- Stimulus process
    stim proc: process
    begin
        clr <= '1';
        wait for 20 ns;
        clr <= '0';
        banderas <= "0110";
        LF <= '1';
        wait for 50 ns;
        banderas <= "1010";
        LF <= '0';
        wait for 50 ns;
        LF <= '1';
        wait for 50 ns;
        banderas <= "1001";</pre>
        LF <= '0';
        wait for 50 ns;
        LF <= '1';
        wait for 50 ns;
        wait;
    end process;
end Behavioral;
```

• Condicion

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Condicion tb IS
end Condicion tb;
architecture Behavioral of Condicion tb is
component Condicion is
    Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
           EQ, NEQ, LT, LE, GTI, GET : out STD LOGIC);
end component;
--Inputs
signal Q : STD LOGIC VECTOR (3 downto 0) := (others => '0');
--Outputs
signal EQ : STD_LOGIC;
signal NEQ : STD_LOGIC;
signal LT : STD LOGIC;
signal LE : STD LOGIC;
signal GTI : STD LOGIC;
signal GET : STD LOGIC;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Condicion
        Port Map ( Q \Rightarrow Q,
                    EQ \Longrightarrow EQ
                    NEQ => NEQ,
                    LT \Rightarrow LT
                    LE => LE,
                    GTI => GTI,
                    GET => GET);
   -- Stimulus process
   stim proc: process
   begin
      Q <= "0000";
      wait for 50 ns;
      Q <= "0010";
      wait for 50 ns;
      Q <= "0100";
      wait for 50 ns;
      Q <= "1000";
      wait for 50 ns;
      Q <= "0110";
      wait for 50 ns;
      0 <= "1001";</pre>
      wait for 50 ns;
      Q <= "1010";
      wait for 50 ns;
      wait;
   end process;
end Behavioral;
```

Carta ASM

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Carta ASM tb is
end Carta ASM tb;
architecture Behavioral of Carta ASM tb is
component Carta ASM is
    Port ( TIPOR, BEQ, BNEQ, BLT, BLE, BGT, BGET, NA : in STD LOGIC;
           EQ, NEQ, LT, LE, GTI, GET : in STD LOGIC;
           clk, clr : in STD LOGIC;
           SDOPC, SM : out STD LOGIC);
end component;
--Inputs
signal TIPOR : STD LOGIC := '0';
signal BEQ : STD LOGIC := '0';
signal BNEQ : STD LOGIC := '0';
signal BLT : STD LOGIC := '0';
signal BLE : STD LOGIC := '0';
signal BGT : STD LOGIC := '0';
signal BGET : STD LOGIC := '0';
signal NA : STD LOGIC := '0';
signal EQ : STD LOGIC := '0';
signal NEQ : STD LOGIC := '0';
signal LT : STD LOGIC := '0';
signal LE : STD LOGIC := '0';
signal GTI : STD LOGIC := '0';
signal GET : STD_LOGIC := '0';
signal clk : STD LOGIC := '0';
signal clr : STD LOGIC := '0';
--Outputs
signal SDOPC : STD LOGIC;
signal SM : STD LOGIC;
-- Clock period definitions
constant CLK period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
    uut: Carta ASM
        Port Map ( TIPOR => TIPOR,
                   BEQ => BEQ,
                   BNEQ => BNEQ,
                   BLT => BLT,
                   BLE => BLE,
                   BGT => BGT,
                   BGET => BGET,
                   NA => NA
                   EQ \implies EQ
                   NEQ => NEQ,
                   LT \Rightarrow LT,
```


```
LE \implies LE
                    GTI => GTI,
                    GET => GET,
                    clk => clk,
                    clr => clr,
                    SDOPC => SDOPC,
                    SM \Rightarrow SM);
    -- Clock process definitions
    CLK process :process
    begin
        clk <= '0';
        wait for CLK period/2;
        clk <= '1';
        wait for CLK period/2;
    end process;
    stim_proc: process
    begin
        clr <= '1';
        wait for 20 ns;
        clr <= '0';
        BEQ <= '1';
        EQ <= '1';
        wait for CLK period*5;
        wait;
    end process;
end Behavioral;
```

Simulación:


• MfunCode




MopCode



• Decodificador_Instruccion




Nivel



Regitro_Estado



Condición



Carta_ASM






Diagrama RTL:


MfunCode




MopCode




Nivel




• Decodificador_Instruccion




Regitro_Estado



Condicion



• Carta_ASM



Arquitectura Completa

Código de Implementación

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Unidad Control is
    Port ( funCode, banderas : in STD LOGIC VECTOR (3 downto 0);
           opCode : in STD LOGIC VECTOR (4 downto 0);
           clk, clr, LF: in STD LOGIC;
          Microinstruccion : out STD LOGIC VECTOR (19 downto 0);
           LVL: OUT STD LOGIC);
end Unidad Control;
architecture Behavioral of Unidad Control is
component Carta ASM is
    Port ( TIPOR, BEQ, BNEQ, BLT, BLE, BGT, BGET, NA : in STD LOGIC;
           EQ, NEQ, LT, LE, GTI, GET : in STD LOGIC;
           clk, clr : in STD LOGIC;
           SDOPC, SM : out STD LOGIC);
end component;
component MfunCode is
    Port ( funCode : in STD LOGIC VECTOR (3 downto 0);
           salidaD : out STD LOGIC VECTOR (19 downto 0));
end component;
component MopCode is
    Port ( opCode : in STD LOGIC VECTOR (4 downto 0);
           salidaD : out STD LOGIC VECTOR (19 downto 0));
end component;
component Mux SODPC is
    Port ( opCode : in STD LOGIC VECTOR (4 downto 0);
           SDOPC : in STD LOGIC;
           salida : out STD LOGIC VECTOR (4 downto 0));
end component;
component Mux SM is
    Port ( MfunCode, MopCode : in STD LOGIC VECTOR (19 downto 0);
           SM : in STD LOGIC;
          Microinstruccion : out STD LOGIC VECTOR (19 downto 0));
end component;
component Decodificador Instruccion is
    Port ( opCode : in STD_LOGIC VECTOR (4 downto 0);
           TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI: out
STD LOGIC);
end component;
component Nivel is
    Port ( clk, clr : in STD LOGIC;
           NA : out STD LOGIC);
end component;
```

```
component Registro Estado is
    Port ( clk, clr, LF : in STD LOGIC;
           banderas : in STD LOGIC VECTOR (3 downto 0);
           Q : out STD LOGIC VECTOR (3 downto 0));
end component;
component Condicion is
    Port ( Q : in STD LOGIC VECTOR (3 downto 0);
           EQ, NEQ, LT, LE, GTI, GET : out STD LOGIC);
end component;
signal OpR, OpNoR: STD LOGIC VECTOR(19 DOWNTO 0);
signal SM Mux: STD LOGIC VECTOR(4 DOWNTO 0);
signal Q: STD LOGIC VECTOR(3 DOWNTO 0);
signal SDOPC, NA, SM: STD LOGIC;
signal TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI: STD LOGIC;
signal EQ, NEQ, LT, LE, GTI, GET : STD LOGIC;
begin
MFunctCode: MFunCode
    Port map ( funCode => funCode,
               salidaD => OpR);
MOperationCode: MOpCode
    Port map ( opCode => SM Mux,
               salidaD => OpNoR);
MuxSM: Mux SM
    Port map ( MfunCode => OpR,
               MopCode => OpNoR,
               SM => SM
               Microinstruccion => Microinstruccion);
MuxSODPC: Mux SODPC
    Port map ( opCode => opCode,
               SDOPC => SDOPC,
               salida => SM Mux);
Decodificador de Instruccion: Decodificador Instruccion
    Port map( opCode => opCode,
              TIPOR => TIPOR,
              BEQI => BEQI,
              BNEQI => BNEQI,
              BLTI => BLTI,
              BLETI => BLETI,
              BGTI => BGTI,
              BGETI => BGETI);
Level: Nivel
    Port map ( clk => clk,
               clr => clr,
               NA => NA);
Registro de Estado: Registro Estado
    Port map( clk => clk,
              clr => clr,
              LF \implies LF
```

```
banderas => banderas,
               0 => 0);
Condition: Condicion
    Port map ( Q \Rightarrow Q,
                EQ \implies EQ
                NEQ => NEQ,
                LT \Rightarrow LT,
                LE => LE,
                GTI => GTI,
                GET => GET);
Unidad de Control: Carta ASM
    Port map ( TIPOR => TIPOR,
                BEQ => BEQI,
                BNEQ => BNEQI,
                BLT => BLTI,
                BLE => BLETI,
                BGT => BGTI,
                BGET => BGETI,
                NA => NA,
                EQ => EQ,
                NEQ => NEQ,
                LT \Rightarrow LT
                LE => LE,
                GTI => GTI,
                GET => GET,
                clk => clk,
                clr => clr,
                SDOPC => SDOPC,
                SM => SM);
LVL <= NA;
end Behavioral;
```

Código de Simulación

```
library IEEE;
LIBRARY STD;
use STD.TEXTIO.ALL;
use IEEE.STD LOGIC TEXTIO.ALL; --PERMITE USAR STD LOGIC
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use IEEE.STD LOGIC ARITH.ALL;
entity Unidad Control tb is
end Unidad Control tb;
architecture Behavioral of Unidad Control tb is
component Unidad Control is
    Port ( funCode, banderas : in STD LOGIC VECTOR (3 downto 0);
           opCode : in STD LOGIC VECTOR (4 downto 0);
           clk, clr, LF: in STD LOGIC;
          Microinstruccion : out STD LOGIC VECTOR (19 downto 0);
          LVL: OUT STD LOGIC);
end component;
```

```
--Inputs
signal funCode : std logic vector(3 downto 0) := (others => '0');
signal banderas : std logic vector(3 downto 0) := (others => '0');
signal opCode : std logic vector(4 downto 0) := (others => '0');
signal clk : std logic := '0';
signal clr : std logic := '0';
signal LF : std logic := '0';
--Outputs
signal Microinstruccion : std logic vector(19 downto 0);
signal LVL: STD LOGIC;
-- Clock period definitions
constant CLK period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Unidad_Control
        Port Map ( funCode => funCode,
                   banderas => banderas,
                   opCode => opCode,
                   clk => clk,
                   clr => clr,
                   LF \implies LF
                   Microinstruccion => Microinstruccion,
                   LVL => LVL);
    -- Clock process definitions
    CLK process :process
    begin
        CLK <= '0';
        wait for CLK period/2;
        CLK <= '1';
        wait for CLK period/2;
    end process;
    -- Stimulus process
    stim proc: process
        file ARCH RES : TEXT; -- Archivo de resultados
        variable LINEA RES : line; -- Linea de resultado
        file ARCH VEC : TEXT; -- Archivo de vectores
        variable LINEA VEC : line; -- Linea de vectores
        --Variables
        variable V_funCode, V_banderas: STD_LOGIC_VECTOR(3 DOWNTO 0);
        variable V_opCode: STD_LOGIC_VECTOR(4 DOWNTO 0);
        variable V clr, V LF, V LVL: STD LOGIC;
        variable V Microinstruccion: std logic vector(19 downto 0);
        --Cadena
        VARIABLE CADENA : STRING(1 TO 7);
        begin
            file open (ARCH VEC, "VECTORES.txt", READ MODE);
            file open (ARCH RES, "RESULTADO.txt", WRITE MODE);
            --Impresion de Cadenas
            CADENA := "OP CODE";
```

```
write (LINEA RES, CADENA, right, CADENA'LENGTH+1); --OP CODE
            CADENA := "FUNCODE";
            write (LINEA RES, CADENA, right, CADENA'LENGTH+1); --FUNC CODE
            CADENA := " FLAGS";
            write(LINEA_RES, CADENA, right, CADENA'LENGTH+1); --BANDERAS
CADENA := " CLR";
            write(LINEA RES, CADENA, right, CADENA'LENGTH+1); --CLR
            CADENA := " LF";
            write (LINEA RES, CADENA, right, CADENA'LENGTH+1); --LF
            CADENA := "MICROIN";
            write (LINEA RES, CADENA, right, CADENA'LENGTH+14); --
MICROINSTRUCCION
            CADENA := " NIVEL";
            write(LINEA RES, CADENA, right, CADENA'LENGTH+1); --NIVEL
            writeline (ARCH RES, LINEA RES); -- Escribe la linea en el
archivo
            --Impresion de Resultados
            wait for 100 ns;
            for j in 0 to 46 loop
                 --Lectura de VECTORES.TXT
                readline (ARCH VEC, LINEA VEC); -- lee una linea completa
                read(LINEA VEC, V opCode);
                opCode <= V_opCode;</pre>
                read(LINEA VEC, V funCode);
                funCode <= V funCode;</pre>
                read(LINEA VEC, V banderas);
                banderas <= V banderas;</pre>
                read(LINEA VEC, v clr);
                clr <= V clr;</pre>
                read(LINEA VEC, V LF);
                LF <= V LF;
                wait until RISING EDGE (CLK); -- Flanco de subida
                V Microinstruccion := Microinstruccion; -- Asignacion de
Salida
                V LVL := LVL;
                 --Escritura de Resultados
                write(LINEA RES, V opCode, right, 8);
                write(LINEA RES, V funCode, right, 8);
                write(LINEA RES, V banderas, right, 8);
                write(LINEA RES, V CLR, right, 8);
                write(LINEA RES, V LF, right, 8);
                write(LINEA RES, V Microinstruccion, right, 21);
                if(V LVL = '1') then
                     CADENA := " ALTO";
                     write(LINEA RES, CADENA, right, 8);
                 else
                     CADENA := " BAJO";
                     write(LINEA RES, CADENA, right, 8);
                writeline (ARCH RES, LINEA RES); -- Escribe la linea en el
archivo
            end loop;
```

Simulación:







Diagrama RTL:



Archivo de Entradas:



Archivo de Salidas:

Archivo Edición Formato Ver Ayuda OP_CODE FUNCODE FLAGS CLR LF MICROIN	
-	
-	NIVEL
00000 0000 0000 1 0 000001000110011	BAJO
00000 0000 0000 1 0 000001000110011	BAJO
00000 0000 0001 0 1 000001000110011	BAJO
00000 0000 0010 0 1 000001000110011	BAJO
00000 0001 0001 0 1 0000010001110011	BAJO
00000 0010 0100 0 1 0000010001000000011	BAJO
00000 0011 1100 0 1 0000010001000010011	BAJO
00000 0100 0011 0 1 0000010001000100011	BAJO
00000 0101 1000 0 1 00000100010011010011	BAJO
00000 0110 0001 0 1 00000100010011000011	BAJO
00000 0111 0100 0 1 00000100010010100011	BAJO
00000 1000 0010 0 1 00000100010011010011	BAJO
00000 1001 0000 0 0 000000101000000000	BAJO
00000 1010 0000 0 0 0000000111000000000	BAJO
00000 1011 0000 0 0 0000000000000000000	BAJO
00000 1100 0000 0 0 000000000000000000	BAJO
00001 0111 0000 0 0 0000010001010100011	BAJO
00010 0100 0000 0 0 0000010001000100011	BAJO
00011 1000 0000 0 0 00000100010011010011	BAJO
00100 0110 0000 0 0 00000100010011000011	BAJO
00101 0000 0010 0 1 00000100010000110011	BAJO
00110 0110 0001 0 1 00000100010011000011	BAJO
00111 0100 0011 0 1 0000010001000100011	BAJO
01000 1010 0100 0 1 0000000111000000000	BAJO
01001 0100 1000 0 1 0000010001000100011	BAJO
01010 0001 1100 0 1 000001000110001110011	BAJO
01011 0011 0101 0 1 0000010001000010011	BAJO
01100 1111 1010 0 1 0000000000000000000	BAJO
10111 0000 0000 0 1 000001000110011	BAJO
01101 1111 0000 0 1 0000000000000000000	BAJO
01101 1011 0010 0 1 1001100000110011001	BAJO
01101 1101 0010 0 1 0000100000001110001	BAJO
01110 1110 0010 0 1 0000100000001110001	BAJO
01110 1100 0000 0 1 1001100000110011001	BAJO
01110 0011 0000 0 1 0000100000001110001	BAJO
01111 0001 1100 0 1 0000100000001110001	BAJO
01111 0000 1000 0 1 0000100000001110001	BAJO
01111 0010 0100 0 1 1001100000110011001	BAJO
10000 0100 0000 0 1 0000100000001110001	BAJO
10000 0110 1110 0 1 1001100000110011001	BAJO
10000 0101 1000 0 1 00001000000001110001	BAJO
10001 0111 1010 0 1 1001100000110011001	BAJO
10001 1010 1100 0 1 00001000000001110001	BAJO
10001 1000 0000 0 1 1001100000110011001	BAJO
10010 1111 1000 0 1 00001000000001110001	BAJO
10010 1001 1010 0 1 00001000000001110001	ВАЈО
10010 1101 1100 0 1 0000100000001110001	BAJO