

# Instituto Politécnico Nacional Escuela Superior de Cómputo



## Arquitectura de Computadoras

### **ESCOMIPS**

Nombre: Sampayo Hernández Mauro

**Grupo:** <u>3CV8</u>

Profesor: Nayeli Vega García

Fecha de entrega: 3 de julio del 2020

#### Código de Implementación del procesador:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ESCOMIPS is
    generic ( d : integer := 25;
             x : integer := 16;
             n: integer := 4;
              tam Microinstruccion: integer:=20;
              tam OPCODE: integer:=5;
              tam FUNCODE: integer:=4);
    Port ( clr0, clk: in STD LOGIC;
           PC, RD1, RD2, resALU, BusSR: out STD LOGIC VECTOR (15 downto
0));
end ESCOMIPS;
architecture Behavioral of ESCOMIPS is
component Registro clr is
    Port ( clk, rclr: in STD LOGIC;
          clr: out STD LOGIC);
end component;
component ALU Nbits is
    Port ( a, b : in STD LOGIC VECTOR (x-1 downto 0);
          aluop : in STD LOGIC VECTOR (n-1 downto 0); -- 3 downto 0
          res : out STD LOGIC VECTOR (x-1 downto 0);
          bn, z, co, ov : out STD LOGIC);
end component;
component ArchivodeRegistros is
    Port ( readReg1, readReg2, writeReg, shamt : in STD LOGIC VECTOR (n-
1 downto 0);
          writeData : in STD LOGIC VECTOR (x-1 downto 0);
           readData1, readData2 : inout STD LOGIC VECTOR (x-1 downto 0);
          WR, SHE, dir, clk , clr : in STD LOGIC);
end component;
component MemoriaDatos is
    Port (dataIn: in STD LOGIC VECTOR (x-1 downto 0);
          dir: in STD LOGIC VECTOR (9 downto 0);
          clk, WD : in STD LOGIC;
          dataOut : out STD LOGIC VECTOR (x-1 downto 0));
end component;
component Pila MemoriaPrograma is
    Port( PC in : in STD LOGIC VECTOR (x-1 downto 0);
          clk, clr, UP, DW, WPC : in STD LOGIC;
          PC out : out STD LOGIC VECTOR (x-1 downto 0);
          Inst : out STD LOGIC VECTOR (d-1 downto 0));
end component;
component UnidadControl is
    Port ( funCode : in STD LOGIC VECTOR (tam FUNCODE-1 downto 0);
           opCode : in STD LOGIC VECTOR (tam OPCODE-1 downto 0);
          banderas : in STD LOGIC VECTOR (n-1 downto 0);
```

```
clk, clr, LF: in STD LOGIC;
           Microinstruccion : out STD LOGIC VECTOR
(tam Microinstruccion-1 downto 0));
end component;
component Mux2a1 16bits is
    Port ( e0, e1 : in STD LOGIC VECTOR (x-1 downto 0);
           condicion : in std logic;
           salida : out STD LOGIC VECTOR (x-1 downto 0));
end component;
component Mux2a1 4bits is
    Port ( e0, e1 : in STD LOGIC VECTOR (n-1 downto 0);
           condicion : in STD LOGIC;
           salida : out STD LOGIC VECTOR (n-1 downto 0));
end component;
component extSigno is
  Port ( entrada: in STD_LOGIC_VECTOR (11 downto 0);
         salida: out STD LOGIC VECTOR (x-1 downto 0));
end component;
component extDireccion is
  Port ( entrada: in STD LOGIC VECTOR (11 downto 0);
         salida: out STD LOGIC VECTOR (x-1 downto 0));
end component;
signal clr, bn, z, co, ov, LF, SHE, DIR, WR, WD, UP, DW, WPC: STD LOGIC;
signal SDMP, SR2, SWD, SEXT, SOP1, SOP2, SDMD, SR: STD LOGIC;
signal a, b, res, writeData, readData1, readData2, PC in, PC out,
sal Signo, sal Dir, extensor, dirMemData, dataOut, SR Out:
STD LOGIC VECTOR (x-1 downto 0);
signal Inst: STD LOGIC VECTOR(d-1 downto 0);
signal readReg1, readReg2, writeReg, shamt, aluop: STD LOGIC VECTOR (n-1
downto ();
begin
    CLR reg: Registro clr
        Port Map ( clk => clk,
                   rclr =>clr0,
                   clr => clr);
    Unidad Control: UnidadControl -- (0, N, Z, C)
        Port Map ( banderas(3) => ov,
                   banderas (2) \implies bn,
                   banderas(1) \Rightarrow z,
                   banderas (0) \Rightarrow co,
                   LF \implies LF
                   clk => clk,
                   clr => clr,
                   opCode => Inst(24 downto 20),
                   funCode => Inst(3 downto 0),
                   Microinstruccion(19) => SDMP,
                   Microinstruccion(18) => UP,
                   Microinstruccion (17) \implies DW,
```

```
Microinstruccion(15) => SR2,
               Microinstruccion(14) => SWD,
               Microinstruccion(13) => SEXT,
               Microinstruccion (12) => SHE,
               Microinstruccion(11) => DIR,
               Microinstruccion(10) => WR,
               Microinstruccion(9) => SOP1,
               Microinstruccion(8) => SOP2,
               Microinstruccion(7) \Rightarrow aluop(3),
               Microinstruccion(6) => aluop(2),
               Microinstruccion(5) => aluop(1),
               Microinstruccion(4) \Rightarrow aluop(0),
               Microinstruccion(3) \Rightarrow SDMD,
               Microinstruccion(2) => WD,
               Microinstruccion(1) => SR,
               Microinstruccion(0) => LF);
Pila_y_MemoriaPrograma: Pila_MemoriaPrograma
    Port map ( PC_in => PC_in,
              clk => clk,
              clr => clr,
              UP \implies UP,
              DW => DW
              WPC => WPC,
              PC out => PC out,
              Inst => Inst);
mux SR2: mux2a1 4bits
    Port map( e1 => Inst(19 downto 16),
              e0 => Inst(11 downto 8),
              condicion => SR2,
              salida => readReg2);
Mux SWD: Mux2al 16bits
    Port map ( e1 => SR Out,
              e0 \Rightarrow Inst(15 downto 0),
              condicion => SWD,
              salida => writeData);
Extensor Signo: extSigno
   Port Map ( entrada => Inst(11 downto 0),
              salida => sal Signo);
Extensor Direccion: extDireccion
   Port Map ( entrada => Inst(11 downto 0),
              salida => sal Dir);
Mux SEXT: Mux2al 16bits
    Port map( e1 => sal Dir,
              e0 => sal Signo,
              condicion => sext,
              salida => extensor);
Achivo Registros: ArchivodeRegistros
   Port map( readReg1 => Inst(15 downto 12),
             readReg2 => readReg2,
```

Microinstruccion (16) => WPC,


```
writeReg => Inst(19 downto 16),
              shamt => Inst(7 downto 4),
              writeData => writeData,
              readData1 => readData1,
              readData2 => readData2,
              WR => WR,
              SHE => SHE,
              dir => dir,
              clk => clk,
              clr => clr);
Mux SOP1: Mux2a1 16bits
    Port map( e1 => PC out,
               e0 => readData1,
               condicion => SOP1,
               salida => a);
muxSOP2: Mux2a1_16bits
    Port map ( e\overline{1} => extensor,
               e0 => readData2,
               condicion => SOP2,
               salida => b);
ALU: ALU Nbits
   Port map( a => a,
              b \Rightarrow b
              aluop => aluop,
              res => res,
              co => co,
              bn \Rightarrow bn,
              z \Rightarrow z
              ov \Rightarrow ov);
muxSDMD: Mux2a1 16bits
    Port map( e1 => Inst(15 downto 0),
               e0 => res,
               condicion => SDMD,
               salida => dirMemData);
Memoria Datos: MemoriaDatos
    Port map( dataIn => readData2,
               dir => dirMemData(9 downto 0),
               clk => clk.
               WD => WD,
               dataOut => dataOut);
muxSR: Mux2a1 16bits
    Port map( e1 => res,
               e0 => dataOut,
               condicion => SR,
               salida => SR Out);
Mux SDMP: Mux2a1 16bits
    Port map( e1 => SR_Out,
               e0 \Rightarrow Inst(15 \text{ downto } 0),
               condicion => SDMP,
               salida => PC in);
```

```
--ASIGNACION DE SALIDAS
PC <= PC_Out;
RD1 <= readData1;
RD2 <= readData2;
resALU <= res;
BusSr <= SR_Out;

end Behavioral;
```

#### **Diagrama RTL:**

library IEEE;



#### Código para llenar a la memoria con el problema del punto 2:

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC arith.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity MemoriaPrograma is
    generic ( d : integer := 25;
              a : integer := 10);
    Port (PC : in STD LOGIC VECTOR (a-1 downto 0);
          Inst : out STD LOGIC VECTOR (d-1 downto 0));
end MemoriaPrograma;
architecture Behavioral of MemoriaPrograma is
--INSTRUCCIONES
--Tipo I
constant LI : std logic vector(4 downto 0) := "00001";
constant LWI : std logic vector(4 downto 0) := "00010";
constant LW : std logic vector(4 downto 0) := "10111";
constant SWI : std logic vector(4 downto 0) := "00011";
constant SW : std logic vector(4 downto 0) := "00100";
constant ADDI : std logic vector(4 downto 0):= "00101";
constant SUBI : std logic vector(4 downto 0):= "00110";
constant ANDI: std_logic_vector(4 downto 0) := "00111";
constant ORI : std logic vector(4 downto 0) := "01000";
constant XORI : std logic vector(4 downto 0) := "01001";
constant NANDI : std logic vector(4 downto 0):= "01010";
constant NORI: std logic vector(4 downto 0) := "01011";
constant XNORI : std logic vector(4 downto 0):= "01100";
constant BEQI : std logic vector(4 downto 0):= "01101";
```

```
constant BNEI : std logic vector(4 downto 0):= "01110";
constant BLTI : std logic vector(4 downto 0):= "01111";
constant BLETI : std logic vector(4 downto 0):= "10000";
constant BGTI : std logic vector(4 downto 0):= "10001";
constant BGETI : std logic vector(4 downto 0):= "10010";
--Tipo R
constant TR : std logic vector(4 downto 0) := "00000"; --Operaci□ipo R
constant ADD : std logic vector(3 downto 0) := "0000";
constant SUB : std logic vector(3 downto 0) := "0001";
constant OpAND : std logic vector(3 downto 0) := "0010";
constant OpOR : std logic vector(3 downto 0) := "0011";
constant OpXOR : std logic vector(3 downto 0) := "0100";
constant OpNAND: std logic vector(3 downto 0) := "0101";
constant OpNOR : std logic vector(3 downto 0) := "0110";
constant OpXNOR : std logic vector(3 downto 0) := "0111";
constant OpNOT : std logic vector(3 downto 0) := "1000";
constant OpSLL : std_logic_vector(3 downto 0) := "1001";
constant OpSRL : std_logic_vector(3 downto 0) := "1010";
--Tipo J
constant B: std logic vector(4 downto 0):= "10011";
constant CALL : std logic vector(4 downto 0):= "10100";
--Otros
constant RET : std logic vector(4 downto 0):= "10101";
constant NOP : std logic vector(4 downto 0):= "10110";
--Sin Uso
constant SU : std logic vector(3 downto 0) := "0000"; --Sin Uso
--REGISTROS
constant R0 : std logic vector(3 downto 0) := "0000";
constant R1 : std logic vector(3 downto 0) := "0001";
constant R2 : std logic vector(3 downto 0) := "0010";
constant R3 : std logic vector(3 downto 0) := "0011";
constant R4 : std logic vector(3 downto 0) := "0100";
constant R5 : std logic vector(3 downto 0) := "0101";
constant R6 : std_logic_vector(3 downto 0) := "0110";
constant R7 : std logic vector(3 downto 0) := "0111";
constant R8 : std logic vector(3 downto 0) := "1000";
constant R9 : std logic vector(3 downto 0) := "1001";
constant R10 : std logic vector(3 downto 0) := "1010";
constant R11 : std logic vector(3 downto 0) := "1011";
constant R12 : std logic vector(3 downto 0) := "1100";
constant R13 : std_logic_vector(3 downto 0) := "1101";
constant R14 : std_logic_vector(3 downto 0) := "1110";
constant R15 : std logic vector(3 downto 0) := "1111";
--COMANDOS :0
type banco is array (0 to (2**a)-1) of std logic vector(d-1 downto 0);
constant memProg : banco := (
--SUMA
LI & RO & x"0001",
                              --0. LI RO, #1
                             --1. LI R1, #7
LI & R1 & x"0007",
TR & R1 & R0 & SU & ADD, --2. SUMA: ADD R1, R1, R0
                             --3. SWI R1, 5
SWI & R1 & x"0005",
```

```
B & SU & x"0002", --4. B CICLO

begin
    Inst <= memProg(conv_integer(PC));
end Behavioral;</pre>
```

#### Simulación:



#### Tabla de resultados de la ejecución:

| Bus         | T1 | T2 | Т3 | T4 | T5 | T6 | T7 | T8 | Т9 | T10 | T11 |
|-------------|----|----|----|----|----|----|----|----|----|-----|-----|
| PC          | 0  | 1  | 2  | 3  | 4  | 2  | 3  | 4  | 2  | 3   | 4   |
| Instrucción |    |    |    |    |    |    |    |    |    |     |     |
| ReadData1   | 0  | 1  | 7  | 1  | 1  | 8  | 1  | 1  | 9  | 1   | 1   |
| ReadData2   | 0  | 1  | 1  | 8  | 1  | 1  | 9  | 1  | 1  | 10  | 1   |
| ResALU      | 0  | 1  | 8  | 0  | 1  | 9  | 1  | 1  | 10 | 0   | 1   |
| BusSR       | 0  | 0  | 8  | 0  | 0  | 9  | 8  | 0  | 10 | 9   | 0   |

#### Código para llenar a la memoria con el problema del punto 5:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC arith.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity MemoriaPrograma is
    generic ( d : integer := 25;
             a : integer := 10);
    Port (PC : in STD LOGIC VECTOR (a-1 downto 0);
          Inst : out STD LOGIC VECTOR (d-1 downto 0));
end MemoriaPrograma;
architecture Behavioral of MemoriaPrograma is
--INSTRUCCIONES
--Tipo I
constant LI : std logic vector(4 downto 0) := "00001";
constant LWI : std_logic_vector(4 downto 0) := "00010";
constant LW : std_logic_vector(4 downto 0) := "10111";
constant SWI : std logic vector(4 downto 0) := "00011";
constant SW : std logic vector(4 downto 0) := "00100";
constant ADDI : std logic vector(4 downto 0):= "00101";
constant SUBI : std logic vector(4 downto 0):= "00110";
constant ANDI: std_logic_vector(4 downto 0) := "00111";
constant ORI : std_logic_vector(4 downto 0) := "01000";
constant XORI : std_logic_vector(4 downto 0) := "01001";
constant NANDI : std logic vector(4 downto 0):= "01010";
constant NORI: std logic vector(4 downto 0) := "01011";
```

```
constant XNORI : std logic vector(4 downto 0):= "01100";
constant BEQI : std logic vector(4 downto 0):= "01101";
constant BNEI : std logic vector(4 downto 0):= "01110";
constant BLTI : std logic vector(4 downto 0):= "01111";
constant BLETI : std logic vector(4 downto 0):= "10000";
constant BGTI : std logic vector(4 downto 0):= "10001";
constant BGETI : std logic vector(4 downto 0):= "10010";
--Tipo R
constant TR : std logic vector(4 downto 0) := "00000";--Operaci□ipo R
constant ADD : std logic vector(3 downto 0) := "0000";
constant SUB : std logic vector(3 downto 0) := "0001";
constant OpAND : std logic vector(3 downto 0) := "0010";
constant OpOR : std logic vector(3 downto 0) := "0011";
constant OpXOR : std logic vector(3 downto 0) := "0100";
constant OpNAND: std logic vector(3 downto 0) := "0101";
constant OpNOR : std logic vector(3 downto 0) := "0110";
constant OpXNOR : std_logic_vector(3 downto 0) := "0111";
constant OpNOT : std_logic_vector(3 downto 0) := "1000";
constant OpSLL : std_logic_vector(3 downto 0) := "1001";
constant OpSRL : std logic vector(3 downto 0) := "1010";
--Tipo J
constant B: std logic vector(4 downto 0):= "10011";
constant CALL : std logic vector(4 downto 0):= "10100";
--Otros
constant RET : std logic vector(4 downto 0):= "10101";
constant NOP : std logic vector(4 downto 0):= "10110";
--Sin Uso
constant SU : std logic vector(3 downto 0) := "0000"; --Sin Uso
--REGISTROS
constant R0 : std logic vector(3 downto 0) := "0000";
constant R1 : std logic vector(3 downto 0) := "0001";
constant R2 : std logic vector(3 downto 0) := "0010";
constant R3 : std_logic_vector(3 downto 0) := "0011";
constant R4 : std_logic_vector(3 downto 0) := "0100";
constant R5 : std logic vector(3 downto 0) := "0101";
constant R6 : std logic vector(3 downto 0) := "0110";
constant R7 : std logic vector(3 downto 0) := "0111";
constant R8 : std logic vector(3 downto 0) := "1000";
constant R9 : std logic vector(3 downto 0) := "1001";
constant R10 : std logic vector(3 downto 0) := "1010";
constant R11 : std_logic_vector(3 downto 0) := "1011";
constant R12 : std_logic_vector(3 downto 0) := "1100";
constant R13 : std logic vector(3 downto 0) := "1101";
constant R14 : std logic vector(3 downto 0) := "1110";
constant R15 : std logic vector(3 downto 0) := "1111";
--COMANDOS :0
type banco is array (0 to (2**a)-1) of std_logic vector(d-1 downto 0);
constant memProg : banco := (
--FIBONACCI 15 ELEMENTOS
LI & RO & x"0000", --0. LI RO, LI & R1 & x"0001", --1. LI R1, #1
                              --0. LI RO, #0
```

```
LI & R2 & x"0000", --2. LI R2, #0

LI & R3 & x"000f", -3. LI R3, #15

TR & R4 & R1 & R0 & SU & ADD, --4. SUMA: ADD R4, R1, R0

ADDI & R0 & R1 & x"000", --5. ADDI R0 R1 0

ADDI & R1 & R4 & x"000", --6. ADDI R1 R4 0

ADDI & R2 & R2 & x"001", -7. ADDI R2 R2 1

SWI & R1 & x"0026", --8. SWI R1, 26

BNEI & R2 & R3 & x"ffb", -9. BNEI R2 R3

NOP & SU & SU & SU & SU, --10. NOP

B &SU & x"000a", --11. B NOP

begin

Inst <= memProg(conv_integer(PC));
end Behavioral;
```



#### Tabla de resultados de la ejecución:

| Bus         | T1 | T2 | Т3 | T4 | T5 | Т6 | <b>T7</b> | T8 | T9 | T10 | T11 |
|-------------|----|----|----|----|----|----|-----------|----|----|-----|-----|
| PC          | 0  | 1  | 2  | 3  | 4  | 5  | 6         | 7  | 8  | 9   | 4   |
| Instrucción |    |    |    |    |    |    |           |    |    |     |     |
| ReadData1   | 0  | 0  | 0  | 0  | 1  | 1  | 1         | 0  | 1  | f   | 1   |
| ReadData2   | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0   | 0   |
| ResALU      | 0  | 0  | 0  | 0  | 1  | 1  | 1         | 1  | 1  | е   | 2   |
| BusSR       | 0  | 0  | 0  | 0  | 1  | 1  | 1         | 1  | 0  | 0   | 2   |