

Deliverable 3: Test Artifacts - Memory Management Simulator

Author : Dara Zenas Zephaniah

Enrollment Number : 23321010

This document provides evidence-based test artifacts, including workloads, execution logs, and automated verification results for the Memory Management Simulator.

1. Input Workloads (`tests/workload.txt`) Workloads consist of sequences of allocation and deallocation commands designed to test block allocation, splitting, and coalescing.

Sample Sequence:

```
Shell
malloc 16
malloc 32
malloc 64
free 2
malloc 16
malloc 16
free 1
free 3
dump
stats
exit
```

2. Execution Logs and Screenshots The following logs demonstrate the functional correctness of the memory, cache, and statistics subsystems.

A. Allocation and Coalescing Behavior

```
tests > run_tests.sh
2
3 # Navigate to project root (one level up)
4 cd "$(dirname "$0")/.."
5
6 echo "-----"
7 echo "RUNNING MEMORY SIMULATION TEST SUITE"
8 echo "-----"
9
10 # Ensure executable exists
11 if [ ! -f ./mms ]; then
12     echo "Executable not found! Compiling..."
13     make
14 fi
15
16 # Create logs folder if missing
17 mkdir -p logs

(base) zenaszephaniah@Zenass-Laptop-2 mms project % bash tests/run_tests.sh
[PASS] Cache Hit Logic detected.
[PASS] Memory Coalescing detected.
(base) zenaszephaniah@Zenass-Laptop-2 mms project % rm *.o
(base) zenaszephaniah@Zenass-Laptop-2 mms project % ./mms
[SYSTEM] Physical Memory Initialized: 1024 bytes.

=== MMS: Memory Management Simulator (v1.0) ===
Commands: malloc <size>, free <id>, dump, exit

MMS_SHELL> malloc 100
malloc 100
free 1
free 2[ALLOC] ID:1 allocated 100 bytes at Addr: 0
[CACHE] L1 (4 lines) & L2 (16 lines) Initialized.
-> [CACHE ACCESS Addr:0]
L1 MISS -> Checking L2 (Penalty: +10 cycles)
L2 MISS -> Fetch RAM (Penalty: +100 cycles)
MMS_SHELL> [ALLOC] ID:2 allocated 100 bytes at Addr: 100
-> [CACHE ACCESS Addr:100]
L1 MISS -> Checking L2 (Penalty: +10 cycles)
L2 MISS -> Fetch RAM (Penalty: +100 cycles)
MMS_SHELL> [FREE] Block freed at Addr: 0
MMS_SHELL>
[FREE] Block freed at Addr: 100
(Merged with right neighbor)
(Merged with left neighbor)
MMS_SHELL>
```

Figure 1 Allocation and Merge

- **Observation:** When **free 1** and **free 2** are executed, the log explicitly captures the message **(Merged with left neighbor)** or **(Merged with right neighbor)**.
- **Correctness Proof:** This confirms that adjacent free blocks are combined into a single segment, reducing external fragmentation correctly.

B. Multilevel Cache Access Logs




Figure 2 Cache Logs

- **Observation:** The first access to **Addr: 0** results in **L1 MISS -> Checking L2** and **L2 MISS -> Fetch RAM**. Subsequent access to the same address shows an **L1 HIT**.
- **Correctness Proof:** This validates the bitwise tag/index logic and confirms the exploitation of temporal locality.

C. Statistics and Fragmentation Reporting

The screenshot shows a code editor with the following files in the Explorer:

- mms project
 - build
 - docs
 - include
 - memory_system.h
 - logs
 - src
 - allocator.cpp
 - cache.cpp
 - main.cpp
 - virtual_memory.cpp
 - tests
 - expected_output.txt
 - run_tests.sh
 - workload.txt
 - Makefile
 - mms
 - test_results.log

The main editor window shows the `memory_system.h` file with the following code:

```
include > h memory_system.h
17 struct MemorySegment {
18     size_t size;
19     size_t start_addr;
20     bool is_allocated;
21
22     MemorySegment* next;
23     MemorySegment* prev;
24 };
25
26
27
28 struct SimulationState {
29     MemorySegment* head;
30     int total_time_cycles;
31 };
32
33
34 void initialize_system();
35 void* sim_malloc(size_t size);
36 void sim_free(int block_id);
37 void dump_memory_map();
38 void access_cache_hierarchy(unsigned int address);
39 void print_stats();
```

The terminal window shows the output of the `make` command and the `stats` command:

```
(base) zenaszephaniah@Zenass-Laptop-2 mms project % make
(base) zenaszephaniah@Zenass-Laptop-2 mms project % ./mms
[SYSTEM] Physical Memory Initialized: 1024 bytes.

=== MMS: Memory Management Simulator (v1.0) ===
Commands: malloc <size>, free <id>, dump, stats, exit

MMS_SHELL> stats

--- MEMORY STATISTICS ---
Total Memory: 1024 bytes
Used Memory: 0 bytes (0.00%)
Free Memory: 1024 bytes
Total Allocations: 0
Free Blocks (Holes): 1
Largest Free Block: 1024 bytes
Internal Frag.: 0 bytes (Exact fit allocation)
External Frag.: 0.00%
```

Figure 3 Memory Stats

- **Observation:** The `stats` command reports "Used Memory," "Free Memory," and "External Frag."
- **Correctness Proof:** Each memory dump lists start addresses and allocation status, where the sum of all block sizes equals the total memory size (\$1024\$ bytes).

3. Automated Test Scripts (`tests/run_tests.sh`)

Verification is driven by an automated bash script that executes the workload and greps for success criteria.

- **Execution Proof :**

The screenshot shows a code editor with the following components:

- Explorer:** A sidebar on the left showing the project structure. The 'tests' directory is expanded, showing 'run_tests.sh' as the active file.
- Editor:** The main area displays the contents of 'memory_system.h'. It includes a struct 'MemorySegment' with fields 'size_t size;', 'size_t start_addr;', and 'bool is_allocated;'. It also includes a struct 'SimulationState' with 'MemorySegment* head;' and 'int total_time_cycles;'. Below these are several function declarations: 'void initialize_system();', 'void* sim_malloc(size_t size);', 'void sim_free(int block_id);', 'void dump_memory_map();', 'void access_cache_hierarchy(unsigned int address);', and 'void print_stats();'.
- Terminal:** A terminal window at the bottom shows the execution of the test suite. It displays memory statistics (Total Memory: 1024 bytes, Used Memory: 0 bytes, Free Memory: 1024 bytes) and the results of the 'RUNNING MEMORY SIMULATION TEST SUITE'. The results show 'Test Complete! Logs saved to logs/test_results.log' and 'Verifying results...'. The final output is '[PASS] Cache Hit Logic detected.' and '[PASS] Memory Coalescing detected.'

Figure 4 Verification Pass

- **[PASS] Cache Hit Logic detected.**
- **[PASS] Memory Coalescing detected.**
- **Correctness Proof:** The deterministic nature of the automated script ensures reproducible and consistent results across different test runs.

4. Virtual Address Access Logs

- **Implementation Note:** Per the design, virtual addresses are mapped directly to physical addresses (Identity Mapping).
- **Observation:** Address translation logs are integrated into the cache access hierarchy, showing translation and subsequent cache lookup

5. Correctness Proofs

- **Accurate Tracking of Allocated Memory Blocks:** The allocator logs (visible in Figure 1) show that each `malloc` request produces a unique block ID (e.g., `ID:1`) and a corresponding memory range matches the requested size. This confirms accurate block tracking.

- **Coalescing of Adjacent Free Blocks:** After deallocation, the log explicitly states (Merged with right neighbor) or (Merged with left neighbor). This proves that adjacent free blocks are merged into a single segment, correctly reducing external fragmentation.
- **Correct Memory Dump Representation:** The `dump` and `stats` commands (visible in Figure 3) explicitly list start/end addresses and fragmentation percentages. The sum of all block sizes equals the total system memory (1024 bytes), confirming accounting correctness.
- **Increasing Cache Hit Ratio:** Cache logs (visible in Figure 2) show that the first access to an address results in an L1 MISS and L2 MISS, while subsequent accesses result in an L1 HIT. This demonstrates the correct simulation of temporal locality and cache hierarchy.
- **Virtual Memory Integration (Identity Mapping):** As per the "Identity Mapping" design choice for this version, the logs confirm that virtual addresses are passed directly to the cache subsystem without translation faults. This verifies that the virtual memory interface is correctly hooked into the physical cache hierarchy.
- **Correct Execution Flow:** All logs follow the strict execution order: *Request* → *Allocation* → *Logic* → *Cache Access* → *Main Memory*, confirming that the subsystems are integrated in the correct sequence.