第四章 基本时序逻辑电路建模

Classification of sequential logic

In terms of register actions

- Synchronous: The register actions are triggered by clock changes only
- Asynchronous: Asynchronous sequential logic is not synchronized by a clock signal; the circuit
 output can chage directly in response to input changes

In terms of output signal

- Mealy: the output depends on both memory state and the input
- Moore: The output depends on memory state only

4.1 锁存器Latch

Latch和FF的区别: Latch的敏感参数表中包含输入参数

Latch输入信号D的变化会影响输出Q·在时钟enable的时间内Q随D的变化而变化;FF仅在时钟边沿才会判断改变输出Q的值。二者波形有很大不同。

4.1.2 D Latch Null/uninffected (1)

4.2 触发器Flip-Flop

4.2.1 D F.F

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
```

最常用的边沿检测表达方式

```
-- 注意这两个语句后面不能接ELSE分支
IF CLK'event and CLK = '1' THEN -- 上升沿
IF CLK'event and CLK = '0' THEN -- 下降沿
```

4.2.2 带有 \overline{Q} 输出的D触发器

将signal放在process中时,有几个signal变量,仿真时就会产生几个中间节点,导致设计结果不符合要求

着重参考课本P73-74页例4-5

- 使用signal作为中间变量时·注意Q和Qbar的赋值语句要放在Process结构的外面·否则将产生三个signal变量·导致仿真延迟不符合要求;若放在Process外部·则后面两个赋值语句与Process为并行关系
- 使用variable做中间变量时要注意variable 为局部量

4.2.3 JK触发器

真值表

J	K	Q	\overline{Q}
0	0	Q	\overline{Q}
0	1	0	1
1	0	1	0
1	1	\overline{Q}	Q

4.3 寄存器Register

Multibit Register

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
ENTITY four_bit_reg IS
   GENERIC(n:NATURAL:=4);
   PORT(D: IN std_logic_vector(n-1 DOWNTO 0);
   clk,rst: IN std_logic;
   Q: OUT std logic vector(n-1 DOWNTO 0));
END ENTITY four_bit_reg;
ARCHITECTURE behav OF four bit reg IS
BEGIN
   PROCESS(clk,rst)
       IF rst ='0' THEN
            Q <= (OTHERS =>'0');
       ELSIF clk'event AND clk='1' THEN
           Q <= D;
       END IF:
   END PROCESS;
END behav;
```

Shift Register

- SISO: Serial input -serial output
- SIPO: Serial input –parallel output
- PISO: Parallel input -serial output

SIPO shift register

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY sipo IS
   GENERIC(n:NATURAL:=8);
   PORT(clk,a:IN std_logic;
    out: OUT std logic vector(n-1 DOWNTO 0));
END ENTITY sipo;
ARCHITECTURE behav OF sipo IS
BEGIN
    PROCESS(clk)
        VARIABLE reg:=std logic vector(n-1 DOWNTO 0);
        IF clk'EVENT AND clk='1' THEN
            reg:=reg(n-1 DOWNTO 0)&a;
        END IF;
       out<=reg;
    END PROCESS;
END behav;
```

4.4 计数器Counter

```
LIBRARY IEEE:
USE IEEE.std_logic_1164.all;
USE IEEE.std logic unsigned.all;
ENTITY counter IS
   GENERIC(n:NATURAL:=8);
   PORT(clk,rst:IN std logic;
   cnt: OUT std_logic_vector(n-1 DOWNTO 0));
END ENTITY counter;
ARCHITECTURE behav OF counter IS
BEGIN
   PROCESS(clk)
       VARIABLE cnt_m:=std_logic_vector(n-1 DOWNTO 0);
   BEGIN
       IF rst='0' THEN
           cnt:=(OTHERS=>'0');
       ELSIF clk'EVENT AND clk='1' THEN
           cnt=cnt+1;
       END IF;
       cnt<=cnt m;
   END PROCESS;
END behav;
```

4.5 乘法器Multiplier

```
-- 三位乘法器,用于进行两个三位二进制数的乘法运算
-- 输出为6位二进制数
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.std logic unsigned.all;
ENTITY mul3 IS
   PORT(a,b:IN std logic vector(2 DOWNTO 0);
   c: OUT std_logic_vector(5 DOWNTO 0));
END ENTITY counter;
ARCHITECTURE behav OF mul3 IS
SIGNAL temp1: std_logic_vector (2 DOWNTO 0);
SIGNAL temp2: std logic vector (3 DOWNTO 0);
SIGNAL temp3: std_logic_vector (4 DOWNTO 0);
   temp1<=a WHEN a(0)='1' ELSE temp1<="000";
   temp2<=a WHEN a(1)='1' ELSE temp2<="0000";
   temp3<=a WHEN a(2)='1' ELSE temp3<="00000";
   c<=temp1+temp2+('0'&temp3);</pre>
END behav;
```