

1.i datasheet dei dispositivi delle unità funzionali (ALU 74181, registro 74198) implementate nel simulatore

datasheet ALU 14181:

-4 bit-ALU e Generatore di Funzioni (i.e. forme d'onda impulsive) Texas Instruments SN74x181/SN54x181 - https://www.ti.com/lit/ds/symlink/sn54s181.pdf?ts=1743147429951&ref_url=https%253A%252F%252Fwww.google.com%252F (fonte: ti.com)


-uP Zilog Z80 - <http://www.z80.info/zip/z80.pdf> (fonte: z80.info)

datasheet Registri 74198:

-<https://www.alldatasheet.com/datasheet-pdf/pdf/84885/TI/SN54198.html>

2.gli schemi dei circuiti logici delle unità funzionali implementate nel simulatore


-schema logico alu:




Schemi logici registri:

stato mem


stato init




984 and



3.1o schema logico globale del simulatore



4.gli schemi a blocchi orientati degli analoghi algebrici
impiegati nella sintesi computazionale delle unità funzionali
minime (NOT, AND, OR, EXOR) del simulatore



5.le tavole di stato delle unità funzionali elementari del simulatore (NOT, AND, OR, EXOR, ALU 74181, registro 74198, flip-flop SR)

porte logiche:

porta NOT

A	O
0	1
1	0

porta AND

A	B	O
0	0	0
0	1	0
1	0	0
1	1	1

porta OR

A	B	O
0	0	0
0	1	1
1	0	1
1	1	1

porta EXOR

A	B	O
0	0	0
0	1	1
1	0	1
1	1	0

flip flop SR:

MEM = processo di memorizzazione

US = valori che rendono instabile la memoria

Latch S-R a porte NOR

A	B	O	On
0	0	MEM	MEM
0	1	0	1
1	0	1	0
1	1	US	US

Latch S-R a porte NAND

A	B	O	On
0	0	US	US
0	1	1	0
1	0	0	1
1	1	MEM	MEM

ALU 74181:

TABLE 1

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	$F = \overline{A}$	$F = A \text{ MINUS } 1$	$F = A$
L	L	L	H	$F = \overline{AB}$	$F = AB \text{ MINUS } 1$	$F = AB$
L	L	H	L	$F = \overline{A} + B$	$F = \overline{AB} \text{ MINUS } 1$	$F = \overline{AB}$
L	L	H	H	$F = 1$	$F = \text{MINUS } 1 \text{ (2's COMP)}$	$F = \text{ZERO}$
L	H	L	L	$F = \overline{A} + \overline{B}$	$F = A \text{ PLUS } (A + \overline{B})$	$F = A \text{ PLUS } (A + \overline{B}) \text{ PLUS } 1$
L	H	L	H	$F = \overline{B}$	$F = AB \text{ PLUS } (A + \overline{B})$	$F = AB \text{ PLUS } (A + \overline{B}) \text{ PLUS } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L	H	H	H	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ PLUS } 1$
H	L	L	L	$F = \overline{AB}$	$F = A \text{ PLUS } (A + B)$	$F = A \text{ PLUS } (A + B) \text{ PLUS } 1$
H	L	L	H	$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H	L	H	L	$F = B$	$F = AB \text{ PLUS } (A + B)$	$F = \overline{AB} \text{ PLUS } (A + B) \text{ PLUS } 1$
H	L	H	H	$F = A + B$	$F = (A + B)$	$F = (A + B) \text{ PLUS } 1$
H	H	L	L	$F = 0$	$F = A \text{ PLUS } A^\dagger$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H	H	L	H	$F = \overline{AB}$	$F = AB \text{ PLUS } A$	$F = AB \text{ PLUS } A \text{ PLUS } 1$
H	H	H	L	$F = AB$	$F = \overline{AB} \text{ PLUS } A$	$F = \overline{AB} \text{ PLUS } A \text{ PLUS } 1$
H	H	H	H	$F = A$	$F = A$	$F = A \text{ PLUS } 1$

[†]Each bit is shifted to the next more significant position.

TABLE 2

SELECTION				ACTIVE-HIGH DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		C _n = H (no carry)	C _n = L (with carry)
L	L	L	L	$F = \overline{A}$	$F = A$	$F = A \text{ PLUS } 1$
L	L	L	H	$F = \overline{A} + B$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$
L	L	H	L	$F = \overline{AB}$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ PLUS } 1$
L	L	H	H	$F = 0$	$F = \text{MINUS } 1 \text{ (2's COMPL)}$	$F = \text{ZERO}$
L	H	L	L	$F = \overline{AB}$	$F = A \text{ PLUS } \overline{AB}$	$F = A \text{ PLUS } \overline{AB} \text{ PLUS } 1$
L	H	L	H	$F = \overline{B}$	$F = (A + B) \text{ PLUS } \overline{AB}$	$F = (A + B) \text{ PLUS } \overline{AB} \text{ PLUS } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L	H	H	H	$F = \overline{AB}$	$F = \overline{AB} \text{ MINUS } 1$	$F = \overline{AB}$
H	L	L	L	$F = \overline{A} + B$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$
H	L	L	H	$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H	L	H	L	$F = B$	$F = (A + \overline{B}) \text{ PLUS } AB$	$F = (A + \overline{B}) \text{ PLUS } AB \text{ PLUS } 1$
H	L	H	H	$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB$
H	H	L	L	$F = 1$	$F = A \text{ PLUS } A^\dagger$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H	H	L	H	$F = A + \overline{B}$	$F = (A + B) \text{ PLUS } A$	$F = (A + B) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	L	$F = A + B$	$F = (A + \overline{B}) \text{ PLUS } A$	$F = (A + \overline{B}) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	H	$F = A$	$F = A \text{ MINUS } 1$	$F = A$

[†]Each bit is shifted to the next more significant position.



Registri 74198:

199

FUNCTION TABLE

INPUTS						OUTPUTS			
CLEAR	SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL J	PARALLEL A...H	Q _A	Q _B	Q _C	Q _H
L	X	X	X	X	X	L	L	L	L
H	X	L	L	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{H0}
H	L	L	↑	X	a...h	a	b	c	n
H	H	L	↑	L	H	Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Gn}
H	H	L	↑	L	L	L	Q _{A0}	Q _{Bn}	Q _{Gn}
H	H	L	↑	H	H	H	Q _{A0}	Q _{Bn}	Q _{Gn}
H	H	L	↑	H	L	Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Gn}
H	X	H	↑	X	X	Q _{A0}	Q _{R0}	Q _{R0}	Q _{H0}

6.gli schemi analitici delle architetture organizzative (es. lo schema dell'impianto modulare del codice sorgente, lo schema organizzativo delle librerie di funzioni, lo schema globale di associazione rete logica-moduli sorgente, etc.)



7.gli schemi dei processi esecutivi coinvolti (es. i diagrammi di flusso del kernel e delle funzioni accessorie invocabili)

- Non presenti

8.i codici sorgente del kernel e delle funzioni accessorie

- vedere sotto sezione

9.diagrammi e grafici analitici (es. risultati dei benchmark test applicati all'analisi delle performance del simulatore, etc.)

- Non presenti

Infine come richiesto ecco le firme dei membri del gruppo:

Saporiti Davide:



Dela Cruz Kevin:



Rahaman Junayet:



Rescigno Marie:



Gatti Simone:

