




Mojo\_top



Avr Tx -> FPGA Rx Data Packet




FPGA Tx Data Packet -> Avr Rx




# Cognitive Map Module Opcodes

<u>Opcode</u>	<u>Operation</u>	<u>Description</u>	<u>Data Sent</u>	<u>Data Returned</u>
4'h0	Comm. Test Loop			
4'h1	BC placement			




(My) Thesis proposed model of the PC firing field sources. The cognitive map located in the FPGA will possess BCs, VPCs and PCs



(My) Thesis proposed model of the PC firing field sources. The cognitive map located in the FPGA will possess BCs, VPCs and PCs

## A VPCs generation model [18]:



## Boundary Cell Logic as implemented in the FPGA.

