实验二(1)计数器设计实验

计算机1202 张艺瀚 学号: 20123852

December 29, 2014

1 实验目的

- 1. 学习计数器不同设计方法。
- 2. 学习掌握VHDL中不同输出类型在具体应用时的区别(OUT、INOUT、BUFFER)。
- 3. 学习掌握时序电路仿真方法。

2 实验内容

- 1. 采用VHDL设计方法,设计一个60进制计数器,采用BCD码输出。
- 2. 给出上述设计的仿真结果。

3 实验设备

- 1. 清华同方PIV2.4G/256M60G
- 2. ISE 6.2i—Windows软件系统

4 实验程序

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM;
```

```
9 -- use UNISIM. VComponents.all;
10
entity c is port(
    clk, en, clr: in std_logic;
    qh, ql: out std_logic_vector(3 downto 0));
13
14 end c;
16 architecture Behavioral of c is
17
18 signal qccl: std_logic;
signal qtempl, qtemph: std_logic_vector(3 downto 0);
20
21 begin
22
23 q1 <= qtemp1;
24 qccl <= qtempl(3) and not qtempl(2) and not qtempl(1)
     and qtempl(0);
25 qh <= qtemph;
p1: process(clk, en, clr)
28 begin
    if clr='1' then
29
      qtempl <= "0000";
    else
31
      if rising_edge(clk) then
32
        if en='1' then
           if qtempl="1001" then
34
             qtempl <= "0000";
35
           else
36
             qtempl <= qtempl + '1';
37
           end if;
38
         end if;
39
      end if;
40
    end if;
41
42 end process p1;
43
44 p2: process(clk, clr)
45 begin
    if clr='1' then
46
      qtemph <= "0000";
47
    else
48
      if rising_edge(clk) then
         if qccl='1' then
           if qtemph="0101" then
51
             qtemph <= "0000";
           else
```

Listing 1: 60进制计数器代码清单

5 仿真结果




Figure 1: 60进制计数器仿真波形图