


10/106.

Operating Systems

①

- 1) Intro & Background - ②
- 2) Process Management.
 - Process concept.
 - CPU scheduling.
- (i) Jmp → I.P.C. & synchronization?
Interprocess communication
- (ii) ✓ concurrency
 - deadlocks
 - Threads
- 3) Memory Management.
 - RAM chips
 - Loaders vs Linker
 - Techniques
 - Partitions
 - Paging
 - Segmentation
- (iii) Jmp → Virtual memory.
- 4) file system & Device mgmt.
 - Interface
 - Disk characteristics
- (iv) Jmp → Impl. Issues.
- 5) Protection.

- Sys. S/W → Task of the system
 Resource Manager → Resource management
 Set of utilities to simplify appl. development
 (ctrl program(s))
 Like a court (process mgmt, memo, nym)
 CA vs C.O.
 CA → This is giving a outline about the comp. like the block dia of the H/w.
 C.O → In which way are managed the comp. H/w.
 → Block dia of digital comp ~ ALU → Add, operations


```

graph TD
    Memory[Memory] --- CPU[CPU]
    CPU --- IOPort[I/O Port]
    IOPort --- IO[Input/Output]
    subgraph CPU [ ]
        direction TB
        subgraph MainMemory [Primary (Main)]
            MM[Memory]
        end
        subgraph AuxMemory [Second (Auxiliary)]
            AM[Memory]
        end
        ALU[ALU]
        CPU --- ALU
        ALU --- MM
        ALU --- AM
    end

```
- 2) M-o
 lower level out the insi on the regis out during si
 eg of M-operat
 $C = a + b;$
 Load R₁, M
 Load R₂, M
 ADD R₁, R₂
 Store M, C
- relational op
 dimension.

func of ctrl Unit → I3

1) Timing & ctrl sys.

2) H-operations, (which is the lower level operatn carried out the inside the processor on the register, data is carried out during single cycle.

eg of H-operations

$$C = a + b;$$

Load R₁, M[a]

Load R₂, M[b]

ADD R₁, R₂

Store M[C], R₁

ALU → Add, mult, sub, etc.

Operatns

relational operatns

Primary Memory → It is volatile

RAM, ROM, Cache, Registers.

RAM, cache, Reg. are volatile.

But ROM is not volatile.

→ The mem. is presented in the block dia. of the comp. is a primary mem. The sec. mem is presented as the I/O devices

Bootstrap → It is a loader & it loads the O.S. from the sec. mem. to the primary mem.

In the initially the primary mem. is empty & other O.S. is in the sec. mem. & we can't directly access any thing from the sec. mem. It containing the BIOS.


It is k/a. BIOS ROM or ROM BIOS.

BIOS → Basic Input/Output System.
This is performed by the ROM & these r having like PROM, EEPROM, EEPROM.

features	Primary	Secondary
Access time	high	less
Volatile	volatile	Non volatile
larger size	less	high
	high	less
<u>Ex</u>	RAM, ROM, cache, Reg.	CDROM, Floppy, Hard disk

Fetch Cycle →

I5




PC → Pgm counter

MAR → Mem. Addⁿ Reg.

IR → Instrum. Reg.

MBR → mem. buffer Reg. Add R₁, R₂



Even the instruc. is ~~not~~ loaded into the mem. we don't know about the type of the cycle b'coz the various type of cycles are there.

- Sequential cycles using ALU
- ~~also~~ parallel or fully pipelined

Decode Cycle — Then we find which processes goes out the type of the cycle.

Operand Fetch → Acc. to the type of cycle we

fetch the operands. They may be reg or may be not reg; so some cases.

Execution → Now we perform the execution of the instruction.

These all the above 4 cycles combinedly make a cycle ~~1/4~~ ^{1/4} Instruction cycle or comp. cycle.

Interrupt Cycle → If the processor is capable of supporting interrupt mechanism then it is said to be interrupt cycle.

If process executing "instruction" if the device gets interrupt . it can interrupt only after execution cycle.


So after every execution cycle it polls whether there are only interrupt cycles .

1) Stored Reg. concept -

Only when the instruction is executed when the "instruction" is stored in the primary mem. otherwise we can't execute the instruction.

2) Sequential flow of ctr.

Only one instru. is executed at a time.



OS. → It is only the convenient environment b/w ~~user & H/w~~ for user. It is interface b/w the user & H/w.

Command Interpreter At ~~the~~
the Interface
b/w the O.S. & User.

→ Shell → In the DOS & UNIX.


(Text Based)

→ GUI. (Desktop).

Resource Manager

Resources → It is classified into
two way S/w & H/w.

Resource




* A resource is one which is directly under the ^{ctrl of} O.S. or may be a part of O.S. ~~or may~~

Set of utilities to simplify.

Goals of an O.S.

- 1) Efficiency.
- 2) Convenience
- 3) Reliable & Robust.
- 4) Portable.
- 5) Scalability.



Search.
(20ms).

\$ find / -name
"Text-based."
(20ms)

* Convenience is the primary goal of the O.S. But in such environment the O.S. is required for efficiency like - military sys, real time sys.

* Portable means one O.S. is not binded for any particular machine.

* Scalability means ability to adding of new processor and ability to evolve.

Types of O.S.

1) Batch.

2) Multiprogramming / multitasking

3) Time sharing

4) Real time O.S.

5) Multiprocessor O.S.

6) Distributed O.S.

7) Embedded O.S.

conventional O.S

modern O.S

or
Advanced O.S

Batch → Group of similar tasks



to perform any job.



like - payroll. It is uniprogramming concept. When an error occurs the CPU becomes idle.

Multiprogramming → Ability to have

multiple ready pgs in
the main memory. So that if

the running pgm required
any I/O oper then CPU can
switch to any ready pgm
from the main mem


Multiplexing
the CPU within

the CPU with
the CPU is k/a

diff. pgms

MP

O.S.	P ₀
	P ₁
	P ₂
	P ₃
	P ₄
	P ₅



MP

Preemptive

Non preemptive

Non-preemptive \rightarrow The CPU is never forced to release the process under any ~~preempt~~ pressure. It releases under its own choice. It's release the process only when two conditions satisfy.

- Complete the process.
- I/O operation required.

* But in this the prob. arises that the other process waiting a long time until the completion of such process.

Preemptive - It is of two type.

- Priority.
- Time.

Priority - When the CPU releases the process based on the priority basis.

IIB
Time - Here the time
are allotted for the many
processes. & when the CPU

1) Real time ^{O.S. strict} → Deadlines.

e.g. Nuclear shr; Missile Sys.
Satellite launching.

2) Distributed O.S. → N/W + transparency

3) Multiprocessor O.S. → Managing the
sys. more than 1 CPU.

4) Embedded O.S. →

e.g. - cell phone.

- palm top.

The development of new small
hand device like palmtop with
limited fun.

* for O.S. process is the central
focus of the control b'coz
process is not there the O.S.

becomes idle.

Date
8/10/06

Process Mgmt

(ii) Process Concept →

- Program under execution.
- Unit of execution
- Schedulable/Dispatchable unit
- Instance of pgm.
- animated spirit
- Locus of ctrl.

Pgm Vs Process



- | | |
|------------------------------|------------------|
| - Passive Entity | - active Entity |
| - Without Internal Resources | - With resources |
| - Disk | - Main mem. |


* Without pgm there is no process. !!

- * Execution → When any ^{process} program is utilized, it utilizes any one or more resources of the comp. like - mem., CPU, I/O.
- * Designer or developer designs the O.S. who stimulates the process.

Designers' view of process — Process is nothing but the Data structure.

Data structure





- The data which are allocated during load time falls into the static data.

Operations of a process →

- Create → Allocation of resources.
- Schedule.
- Run.
- blocked
- suspended
- Resumed

Process

n. Attributes →

- id (process id).
- state :
- Priority.
- Pgm Counter (PC). The value of the PC indicates that which instruction is going to be execute.
- GPR (general purpose Reg.)
- Mem limits.
- list of open files.
- list of open devices.

- Protection info.

These all the above attributes of the process is essential for a process so, the each process has a block for storing such attributes k/a the process content block.


PID	Content of Process
Pstate	Priority
PC 100	C.P. R.
ML	L. of files
L. of devices	N.D. 202
Current CPU	Available
Time	00:00:00

content of
process


Set of the values of the attributes are combinedly said as the content of a process.

When we switch from one process to the another then it is k/a content switching.

Process state & state transition Dia - II




- * **New** - Creating the process i.e. resource allocation takes place.
- * **Ready** - Process ready for execution are placed in queue.
- * **Running** - Execution.
- * **Terminated** - resource deallocation.
- * **Block (wait)** - Not terminated but needs some I/O operation or some event.
- * In the Batch O.S. there is only one process in the memory.



- * Multiprocess O.S. means more than one running states.

- Ques The given statement dia is ITI
referring to the which O.S. -
- a) Batch O.S. & Job Scheduling.
 - b) Preemptive O.S. & Non-preemptive O.S.
 - c) M. P. — O.S.
 - d) Multiprocessor O.S.


Preemptive O.S.



Process Block / wait → When the some I/O, event required then the process is block.

Suspended → When the resources are not sufficient for the process & degrade the efficiency of the comp. Then we have to suspend some process. Means it too through the process from

I₂
the main mem. to the second
mem. e.g. when the not sufficient
mem. is available.




This is the state transition dia,


- o 1- Preemptive, multiprogramming O.S.
- o 2- This is a deterministic finite state automata. (DFA)

Ques Consider a CPU with n CPUs with m processors where $m \geq n$, what is the lower bound & upper bound on the no. of processes that can be in ready, running & block state.


	Min	Max
Ready	\emptyset	m
Running	\emptyset	n
block	\emptyset	m



Scheduling Queue




Ready Queue — It is simply a linked list to point the another PCB. Its implementation mainly in the doubly linked list. B'coz the deletion & insertion is easy.




Device Queue —

PCB's of Block Process




Event Queue —



State Queuing Diagram

I23



Schedulers & Dispatchers

Job Scheduler


1) Long term sche. It takes process from the pool & assigns into the mem. It is responsible for the degree of multiprogramming.

2) Short term sche. also b/w the CPU scheduler.

It may use the some criteria if it uses the scheduling to making decisions. Dispatcher is works with the CPU scheduler.

3) Medium term sched. - which ten is part of the swapping. It removes the processes from the It reduces the degree of MP. It is incharge handling swapping.


2. CPU scheduling -




~~CPT~~

Goals of the CPU scheduler

- 1) Maximize CPU utilization
- 2) Minimize the waiting time.



The arrival of the process in the ready queue is b/c Animal time




Let 'n' processes (P_1, \dots, P_n)

I25

- $A \cdot T_{P_i} \rightarrow A_i$
- $B \cdot T_{P_i} \rightarrow X_i$
- $C \cdot T_{P_i} \rightarrow C_i$
- $TAT_{P_i} \rightarrow (C_i - A_i)$
- $WT \cdot TAT_{P_i} \rightarrow \underline{(C_i - A_i)}$
- Avg. $TAT \rightarrow \frac{1}{n} \sum_{i=1}^n (C_i - A_i)$
- Avg. $WT \cdot TAT \rightarrow \frac{1}{n} \sum_{i=1}^n \underline{(C_i - A_i)} / X_i$

Let : schedule length of n processes (L)

n processes
schedules $\Rightarrow [n]$



Schedule length = $\max(C_i) - \min(C_i)$

Deadline overrun = $C_i - D_i$ (D_i Deadline of job i)

Over deadline = when the ans. is in 'red' then the job is late ... over deadline overrun.

Under deadline = when the ans. is '0' or 'green' then it is late under deadline.

Throughput $\mu = \frac{n}{L}$
of the sys. (efficiency).

The no. of jobs complete per unit of time.

$$\frac{n}{L} = 1$$
$$= \frac{n}{L}$$

Response Time → The time taken by process to generate a initial response from the time of submission of request.

Goals of a CPU scheduler

- 1) Max. CPU utilization
- 2) minimize the
 - Waiting time
 - TAT
 - Response time
- 3) fair. → The CPU must be fair enough to serve all the process
→ If CPU is not fair, the process are going into starvation.

2. CPU scheduling Tech.

1) FCFS (first come & first serve)

Criteria - AT.


Mode - N.P.

$$TAT = CT - AT$$

$$WT = TAT - BT$$

Eg

P. No A T : B T



Calculate: CT, TAT, W.T.?

Solⁿ

Crant# chart.

P ₁	P ₂	P ₃	P ₄	P ₅
----------------	----------------	----------------	----------------	----------------

9 1 → 11 14 20

3 8 3 7 8

CT, TAT, WT

20 - 16 = 4

$$TAT = CT - A$$

9 8 3 7 8

$$WT = TAT - 1$$

11 9 7

14 11 8

20 16 10

x

y

$$\text{Avg. TAT} = \frac{x}{n} = \frac{4}{5}$$

$$\text{Avg. WT} = \frac{y}{n} = \frac{4}{5}$$

$$\text{Avg. WT} = \frac{y}{n} = \frac{4}{5}$$

$$L = 20 - \varnothing$$

$$= \underline{\underline{20}}$$



$$\mu = \frac{S}{20} = \frac{1}{4} = 25\%$$

Ques

Pid	AT	BT	CT	TAT	WT
1	9	7			
2	8	3			
3	2	4			
4	4	5			
5	5	6			
6	3	2			

$$TAT = CT - AT$$

$$WT = TAT - BT$$



$$TAT(P_2) = 22 - 8 = \underline{\underline{14}}$$

$$WT(P_2) = 14 - 3 = \underline{\underline{11}}$$

$$\text{Schedule length } L = 29 - 2 = 27.$$


2) { Shortest Job - first (SJF)
 { shortest process - next (SPN)

Criteria : BT.

Mode : NP. (By default)

Pid	<u>AT</u>	<u>BT</u>
1	0	6
2	1	2
3	2	4
4	3	1
5	4	3
6	6	3

antt Chart -



Pid : AT BT

-1	-3	-4
-2	-3	-5
-3	-4	-6
-4	-2	-2
-5	-5	-3
-6	-2	-1
-7	-6	-3

	P_6	P_4	P_5	P_7	P_1	P_2	P_3
\varnothing	2	3	5	8	11	15	20

* Shortest - remaining Time, first (SRTA).

Criteria - B.T.

Mode : Preemptive.

P.No AT BT

1 0 7

2 1 5

3 2 3

4 3 4

5 4 2

6 5 1

for NP (SJF)

P_1	P_6	P_5	P_3	P_4	P_2
0	7	8	10	13	17

0 7 8 10 13 17 22

for SRTA (P-SJF)

P_1	P_2	P_3	P_4	P_5	P_6	P_7	P_8	P_9
0	1	2	3	4	5	6	8	12

0 1 2 3 4 5 6 8 12 16 22

$$TAT(P_5) = 10 - 4 = \underline{\underline{6}}$$

$$TAT(P_3) = 8 - 4 = \underline{\underline{4}}$$

~~eg~~

PN	AT	B.T
----	----	-----

1 — 3 — 6 5

2 — 6 — 2 2

3 — 4 — 4 3

4 — 5 — 1 x

5 — 2 — 8 7

6 — 5 — 1 x

	P ₅	P ₁	P ₃	P ₄	P ₆	P ₂	P ₃	P ₁	P ₅
x	2	3	4	5	6	7	9	12	17

Performance Analysis →

- A 1) Optimal — Max. Throughput
 - D 2) Starvation to longer jobs.
 - 3) Implementation b'coz the CPU is B.T.
- * B.T. is not known in the advance b'coz we only know this after the completion. that what time the process is running in the CPU.

- * Before predicting the Burst time, so that we can apply the shortest path first.


Prediction \rightarrow

$$P_k \rightarrow (12 \text{ kB}) \rightarrow s_{\text{unit}}$$

① Size $\rightarrow P_k \rightarrow (10 \text{ kB}) \rightarrow s_{\text{unit}}$

② Type \rightarrow

Progress



③ Avg. of the previous completed B.R.

$$P_1 \rightarrow 5$$

$$P_2 \rightarrow 6 \quad P_3 \rightarrow 7$$

$$P_4 \rightarrow 4 \text{ with speed increase}$$

$$\bar{x} = \frac{1}{4}(2+3+4+5) = \underline{\underline{4}}$$

④ Weighted Avg. \rightarrow

Exponential Averaging

~~Page~~
110106

Shortest Job First

Exponential Averaging Algo. for picking the Next CPU Burst.

let $T+1$ be the predicted burst time of the arrived new process;

Let t_n is the burst time of just completed process.

$$\text{then } 0 \leq \alpha \leq 1$$

$$T_{n+1} = \alpha t_n + (1-\alpha) T_n$$

where T_n is the predicted burst time for earlier process.

When $\alpha = 0$.

$$T_{n+1} = T_n \quad \text{--- (1)}$$

when $\alpha = 1$

$$T_{n+1} = t_n \quad \text{--- (2)}$$

when $T_n = t_n$ then the eqn gives the eqn (1) & (2) the equal weightage then

$$T_n = t_n$$

$$\text{then } \alpha = 0.5$$

$$\begin{aligned} T_{n+1} &= \frac{1}{2} t_n + \frac{1}{2} T_n \\ &= \frac{1}{2} (t_n + T_n) \end{aligned}$$

$$(0.5 + 8) \approx 8.5$$

$$T_{n-1} = \alpha t_{n-2} + (1-\alpha) T_{n-2}$$

$$T_n = \alpha t_{n-1} + (1-\alpha) T_{n-1}$$

$$\begin{aligned} T_{n+1} &= \alpha t_n + (1-\alpha)[\alpha t_{n-1} + (1-\alpha) T_{n-1}] \\ &= \alpha t_n + \alpha(1-\alpha)t_{n-1} + (1-\alpha)^2 T_{n-1} \\ &= \alpha t_n + \alpha(1-\alpha)t_{n-1} + (1-\alpha)^2 [\\ &\quad \alpha t_{n-2} + (1-\alpha) T_{n-2}] \end{aligned}$$

$$\text{So } T_{n+1} = \alpha t_n + \alpha(1-\alpha)t_{n-1} + \alpha(1-\alpha)^2 t_{n-2} + \dots + (1-\alpha)^n T_2$$

So called as the exponential Averaging algo.

Eg.

$$\alpha = 0.5$$

$$T_4 = 10 \text{ profit margin} \quad T_5 = ?$$

$$4, 8, 3, 5 \quad \text{doj returns}$$

Want to strip off t_3 & t_4 from last 3 steps

$$\begin{aligned} T_5 &= \alpha t_4 + (1-\alpha) T_4 \\ &= 0.5 * 5 + 0.5 \cdot T_4 \end{aligned}$$

$$T_4 = 0.5(3 + T_3)$$

$$T_3 = 0.5(8 + T_2)$$

$$T_2 = 0.5(4 + 10)$$

$$= 7$$

$$(w-1) + s = 6$$

Highest Response Ratio Next (HRRN)

Mode = N.P.

Criteria = Response Ratio (Rr)

$$\frac{(w-1) + s - w}{s} = \frac{w+s}{s}$$

$w-1$ = waiting time of process so far.

s = service time

B.T.

→ waiting time never '-ve'.

→ If favourable longer jobs & shorter job.

→ The minimum response time is when the waiting time is '0'.

P. No. A.T. B.T. Σ37

$$1 - 0 - 6$$

$$2 - 2 - 3$$

$$3 - 4 - 4$$

$$4 - 6 - 5$$

$$5 - 8 - 2$$

SJF - NP.

P_1	P_2	P_3	P_4	P_5
0	6	9	11	15

P_1	P_2	P_3	P_4	P_5
0	6	9	13	15

(I) $\Delta t = 6$

$$RR_2 = \frac{4+3}{3} = \frac{7}{3} \checkmark \quad (\text{wheel } w_2)$$

$$\omega_2 = 6 - 2 = 4.$$

$$RR_3 = \frac{2+4}{4} = \frac{6}{4} \quad \text{or } \omega_3 = 6 - 4 = 2$$

$$RR_4 = \frac{0+5}{5} = 1 \quad \text{or } \omega_4 = 6 - 6 = 0$$

(II) $\Delta t = 9$

$$RR_3 = \frac{5+4}{4} = \frac{9}{4} \checkmark \quad \text{or } \omega_3 = 9 - 4 = 5$$

$$RR_4 = \frac{3+5}{5} = \frac{8}{5} \quad \text{or } \omega_4 = 9 - 5 = 4$$

$$RR_5 = \frac{1+2}{2} = \frac{3}{2} \quad \text{or } \omega_5 = 9 - 2 = 7$$

$$A_1 = 13$$

$$RR_u = \frac{7+8}{5} = \frac{12}{5}$$

$$RR_s = \frac{5+2}{12} = \frac{7}{12} \checkmark$$

Priority Based Scheduling -

Static Dynamic

Until end of process It will change the priority in regular intervals of time (Again it will be same)

→ But we are using only static method.

(i) N.P

Criteria - Priority

Prior — PMO A-T-B+C

4 — 1 — 0 — 6

5 — 2 — 1 — 7

8 — 3 — 2 — 2

7 — 4 — 3 — 3

6 — 5 — 5 — 5

NP - Priority

P_1	P_3	P_4	P_5	P_2
8	6	8	11	16

(iii) Preemptive Priority. → The process which is running with a lower priority is discarded when the new process is arrived with high priority.

P_1	P_2	P_3	P_3	P_4	P_4	P_4	P_5	P_2	P_1
8	1	2	3	4	5	6	7	12	18

Prio - PNo - A.T - B.T.

8 → 1 → 3 → 7 6 X

2 → 2 → 7 → 2 X

8 → 3 → 2 → 8 7 X


4 → 4 → 6 → B X

9 → 8 → 4 → 6 X

5 → 6 → 5 → 4 X

Pre-Priority

/	P_3	P_1	P_5	P_5	P_1	P_3	P_6	P_4	P_2
8	2	3	4	5	10	16	23	27	30




Round Robin (Preemptive FCFS) [F1]

→ Multiuser, multiprogram

Mode : Preemptive Time sharing system

Criterial : AT + Time Slice.

PNo. AT. B.T.



X

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆
0	2	4	6	8	10

Ready Queue $\rightarrow P_1, P_2, P_3, P_4, P_5, P_6, P_2, P_6, P_3, P_4, P_5, P_2, P_4, P_3$

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₂	P ₆	P ₃	P ₄	P ₅
0	2	4	6	8	10	12	14	15	16	18

ATC 2022

P ₂	P ₄	P ₅
20	23	24

$$TAT(P_3) = CT - AT$$

$$= 16 - 2$$

$$= \underline{14}$$

PNo : A.T. Bit, & Submission Date
 1 - 6 - 41x
 2 - 30 - 15.2x, TQ = 3.
 3 - 5 - 2x
 4 - 7 - 8 5/2
 5 - 2 - 41x (1.18, 1.18)
 6 - 4 - 6.7x (1.18, 1.18) No
 Min. 1.40. So it is not fair.


	P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇	P ₈	P ₉	P ₁₀	P ₁₁
\$	2	5	8	11	13	16	17	20	22	25	26

$$R-Q = P_1, P_2, P_3, P_4, P_5, P_6, P_7, P_8, P_9, P_{10}, P_{11}$$

Performance $\rightarrow (R \cdot R)^{1/2} \cdot A^{-1/2}$

depends on the Time Quantum

Time Quantum



1. More context switches

large switches

2. More interactive

1. Less context switches

2. Less Interactive


3.

④ SJF

Ques Consider a set of four jobs, A, B, C, D, arriving at the time ϕ with predicted burst times of (4, 1, 8, 1). Cal. the CT of job A under the R.R. sched with the Time slice of 1 unit.

Soln

No. No.	A.T.	B.T.
A	ϕ	4
B	ϕ	1
C	ϕ	8
D	ϕ	1



R.Q = A, B, C, D, A, B, C

Arr 9

Ques Consider a set of n processes sharing the CPU in the R.R. fashion. The context switch overhead or context switching time is given as 'S'. What must be the TQ 'Q' such that not only the

content switch overhead is minimized but also insured that each process is guaranteed to get its turn at the CPU at least after every q t sec.

SOL^m

a) $q \leq t - ns$

Let $q \geq \frac{t - ns}{n-1}$

~~b) $q \leq \frac{t - ns}{n-1}$~~

d) $q \geq \frac{t - ns}{n-1}$

n - processes

Content switch Time

'q' - Time Quantum

't' - See. over head interval


Ex RB : (P_1, \dots, P_5)

→ round robin

$n = 5$, $(P_1 - P_5)$

Time quantum

q it sec. $\rightarrow q$



→ The processes are spending time for

computation & content switching.


→ Each is run for n time

means ns


→ So turn-around time
 wait time + Completion time
 but at least after each step
 So don't edit step or
 wait $\leq \frac{1}{n-1}$ turn-around time

Multilevel Feedback Queue Scheduling


Single Queue →



All the Processes (PCB's)



Multilevel Queue




Multiple Queue — we
 can apply diff. schedul
 in diff. queues. like
 R.R, HRRN, Priority
 disadv - Here the short
 wait is the disadvantage
 bcoz the OS has the
 most priority & priorit
 is in older in the
 queue, OS, INT,
 FUND, BCND, BKUP!

Multilevel Feedback Queue

This is with the feedback.


New



I.P.C & Synchronization

Processes must communicate each other for this the basic requirement is

Medium. SHM



→ Generally we don't prefer a file b'coz it requires much time for the access. But file is good medium.

→ Apart from local address space of the process we are providing shared memory.





- Pipe is logical file in main memory. It has two for read & write. There are ~~in~~ in mechanism queue, monitor, file, pipe, etc.
 - Hence these are the diff. IPC mechanism are provided.
 - We are going to deal with logical mech.
- IPC mechanisms → Is a mechanism that support inter process comm. b/w the processes.

Synchronization Problems →

When we are communicating, the problem which we are facing in communication is known as synchronization problems.

System call Vs Library call

These two both are basically
a function of OS.



User Mode (C0) → mode bit
 Kernel mode → mode bit
 C1

- In kernel certain privileges will only run & no other pgms will run.
- The pgms that runs on kernel mode will give out HW & implements of O.S. will be given.
- So certain pgms must be run.

- The Multicore / multiuser OS
provides the Sys. call Interface
which provides the list of all
the services.
- ~~fork()~~ → This is a sys-call
This is the part of the O.S.
(kernel).
- Sqrt();
sin();
scanf(); } part of the
c, or other applica

* The diff. b/w. the Sys. call &
the Lib. call is that sys.
call run in kernel mode &
lib. call run in user mode

→ main();
fork();
printf("Hello");
when fork(); It gives two prints
two times Hello

Pgm status word \rightarrow question is psw or not
PSW has several field and it has mode bits
bit PSW [] User mode - 0
Kernel mode - 1


- In the user pgm if we want some O.S. services then to access the O.S. service is said to be sys call.
- It is a high level pgm and a call to the operating system for service.
- It provides a interface.
i.e. API
- SCI - list of all the services
- The implementation of a system call is in operating sys. bbf, a library call a call to the func which is implemented in user library in user mode.

fork() \rightarrow O.S. system call


sqrt()
sin()
scanf() \rightarrow User library (or) user mode library call.

S/W Interrupt \rightarrow An interrupt which is generated to execute an instruction is called s/w interrupt.


- Every interrupt has its service interrupt-routine (ISR).
- It will change mode bit - $0 \rightarrow 1$
- It consults a table called dispatch table which has no. of entries.



- When $f()$, fork function is called it creates child process ch₁ another p_c. The code of the child is same as parent process.
- In the child process execution starts from instruction next to the fork. But the code is same as in parent.



→ A single pgm is associated with 2 processes i.e., instance of the pgm.



* If there are 'n' forks, then total no. of processes = 2^n .

~~new no. of processes = $2^n - 1$~~

Ques main

{ int i; n;

for(i=1; i<=n; i++) n++;

fork();

}

new process

a) $n! - 1$ b) $2^n - 1$ c) $(2^n - 1 + d) n^2 - d^2$