

OP e reference \rightarrow which two operands we want
↓
operation ↓ Variable to perform the
to perform. operation

4/10/22.

Unit-2 Central

Processing Unit.

is a intermediate language which has some specific pattern
↓
BLW high level language and machine language
↓ Low level language to do programming with the hardware.

Assembly Language -

machine instruction are represented by the patterns of 0's and 1's such patterns are found to be difficult to while writing programs therefore symbolic names are used to represent the patterns.

When writing programs for a specific computer architecture, some mnemonics such as add ADD, MOV, MUL are used

A complete set of such symbolic names and rules for their use constitute a programming language referred to as an Assembly language

Format : Programs written in an assembly language can be translated into a sequence of machine instructions by a program called an assembler. The assembler program is a part of system software

Elements of Machine Instructions

Each instruction must contain the information by the processor for execution -

R - Register →
smallest unit of storage in the
processor

The elements are as follows -

• Operation Code -

The operation is specified by a binary code, known as operation code or opcode.

Specifies the operation to be performed (e.g. ADD, I/O).

• Result Source Operand Reference -

The operand on which the operation will perform.

• Result Operand Reference -

The operation may produce a result that will store in result

• Next instruction Reference -

This tells the processor to fetch the next instruction.

Instruction Representation -

Within the computer, each instruction is represented by a sequence of bits. The instruction is divided into fields, corresponding to the constituent elements of the instruction.

Operation Code	Operand Reference	Operand Reference
----------------	-------------------	-------------------

Common Examples -

ADD --

Add

SUB --

Subtract

MUL--

Multiply

DIV--

Divide

LOAD--

Load data from memory.

STOR--

Store data to memory.

for eg - Consider the instruction in high level

~~ADD R, Y~~ ^{Register} $X = X + Y$

The assembly lang code for above instruction can be written as

~~A**B~~ ADD R,Y

$X = 6, Y = 9$.

$$X = X + Y$$

LOAD Y,R

LOAD X,R

ADD R,R

STOR R,X

OR

LOAD Y,R

ADD,R,X

7/10/22

Smallest Unit of the Processor

Processor Clocks. Processor circuits are controlled by a timing signal called clock.

The clock defines regular time intervals called clock cycle let P be the length of one clock cycle clock rate $R = 1/P$

clock cycle \rightarrow Time interval

To execute a machine instruction, the processor divides the action to be performed into a sequence of basic steps such that each step can be completed in one cycle

$$T = (N * S)/R$$

Computing time / processing time

$N \rightarrow$ no. of instructions to be executed.
 $S \rightarrow$ no. of avg steps.

$H_1 \rightarrow$

Computer Memory.

Memory cell /

location

Address

4	Memory Cell
3	Memory Cell
2	Memory Cell
1	1 2 3 4 5 6 7 8
0	Memory Cell

\rightarrow 8 bits.

memory cell

is divided in individual cells.

bits = 8 bits

→ Byte Address Ability.

The three basic information quantities are bit, byte and word.

Byte is always 8 bits, but the word length varies from architecture to architecture. Therefore it is impractical to assign distinct address to individual bit location in the memory.

- In most model computers, the assignment of a location of memory is done with help of byte and hence addressing the memory location through byte is called as byte address ability.

There are two ways that byte address can be assigned that are -

a) big endian.

d) little endian.

Word address	Byte address			
0	0	1	2	3
4	4	5	6	7
.
$2^k - 4$	2^{k-4}	2^{k-3}	2^{k-2}	2^{k-1}

a) Big endian
assignment

Word address	Byte address			
0	3	2	1	0
4	7	6	5	4
.
$2^k - 4$	2^{k-1}	2^{k-2}	2^{k-3}	2^{k-4}

b) little endian

→ Addressing Modes.

- 1) The different ways in which the location of an operand is specified in an instruction are referred to as addressing Modes
- 2) There are addressing modes depending upon the use of variables, constants, data structure etc.
- 3) The various addressing modes are immediate addressing modes, register, absolute (direct), indirect, index, auto increment etc and auto decrement etc.

10/10/22

→ Implementation of variables and constants.

Variables and constants are the simplest data that are found in almost every computer program

In assembly language a variable is represented by allocating a register or memory location to hold its value

For the implementation this following addressing modes are used

- 1) Immediate Addressing Mode
- 2) Register Addressing Mode
- 3) Absolute (Direct) Addressing Mode.

1) Immediate Addressing Mode

In this addressing mode the operand is given explicitly in the instruction.

for eg - $MOV \#200, R_0$

In above eg the value 200 directly assigned to register R_0

A common convention is to use $\#$ before the value to indicate that this value is to be used as an immediate operand.

2) Register Addressing Mode

In this addressing mode, the operand is the contents of processor register, the name of a register is given in the instruction. for eg
for eg - $MOV R, LOC$

3) Absolute Addressing Mode (Direct Mode)

The operand is in memory location and the address this location is given explicitly in the instruction Such mode is called as absolute Mode (Direct Mode)

for eg $KBC/1 MOV .LOC, R$

Implementation of Pointers

For implementation of Pointers the indirect

4) Indirect Addressing Mode

Indirect addressing mode is used


Mode \rightarrow The effective address of the operand is the contents of a register or memory location whose address appears in the instruction

other than that it always represents the memory location.


as processor register
classmate
Date _____
Page _____

In other words, the address of memory location or the register is given in the instruction, in which the address of operand is specified.
for eg ADD (R1), R0.

act as pointer indirectly
holds the address pointing to the
value of the variable



Eg ADD (A), R0



→ Implementation of Arrays.

→ Index Addressing Mode.

The addressing mode in which the address of the operand is obtained by adding the content of the register to its constant value.

This address is also called as effective address of the operand.

The register used may be either a special register provided for this purpose or it may be


any one of a set of a general purpose register in the processor and it is referred to as an index register. Therefore index mode symbolically represented as $x(R_i)$, where x denotes the constant values and R_i is the register.

#

Therefore, the effective address of the operand is given as $EA = x + R_i$

The contents of index register are not changed in the process of generating the effective address.

Generally, the Indexing mode is used in the implementation of arrays for eg ~~eg ADD(20)~~
For eg ADD 20(R1), R0




4 [10] 22

→ Relative Addressing Mode

The addressing Mode in which the address of the operand is determined by using program counter in place of general purpose register is called relative addressing mode.

This addressing mode is similar to index mode but the difference is that program counter is used.

Such addressing modes are used in the implementation of jumping statements such as go to statement



In above eg , the contents of Program counter Eg- will be incremented as per the jumping statements present in the program it means that only the contents of PC is related with itself and Hence it is relative addressing Mode

→ Auto Increment & Auto Decrement Addressing Mode

The effective address of the operand is the contents of the register specified in the ~~register~~ instruction, after accessing the operand the contents of this register is automatically incremented

for eg $R_i +$

$i++$

$count++$

Similarly, in auto decrement mode, the contents of the register specified in the instruction are automatically decremented and then used as the effective address

for eg

$--i$

$--count$.

→ Instruction Types


Types of Instruction.

Types of Data Processing: Arithmetic and logic instruction

• Data Storage: Movement of data into or out of register and/or memory locations.

• Data movement: I/O instructions.

• Control: Test and branch instruction.



Instruction Format

→ Three Address Instruction

Instruction Format

Three Address Instruction

→ three address field to

register and memory

and memory store the address of

operations like add, sub, mult, div

operations like add, sub, mult, div

operations like add, sub, mult, div

Pipeline → implement in the execution of instruction

Pipeline is the process of working with different operation unit at same time.

Pipeline is a process of arrangement of hardware elements of the CPU such that its overall performance is increased.

Simultaneous execution of more than one instruction takes place in a pipeline processor

Without pipelining = 9 hrs = 3 hrs.

EBP 1 1 1 1 1 = 3 hrs

1 1 1 EBP 1 1 1 = 3 hrs

1 1 1 1 1 EBP = 3 hrs


→ Total - 9 hrs.

$$\begin{aligned}
 & \text{with pipeline} \rightarrow 5/3 \text{ hrs} = 1.67 \text{ hrs} \\
 & \text{EBPII} = \dots \\
 & \text{IEBPI} = \dots \\
 & \text{IEBP} = \dots \\
 & \rightarrow \text{Total} \rightarrow 5 \text{ hrs}
 \end{aligned}$$

17/10/22

Instruction Pipeline. Pipeline

Instruction Pipeline process is processor which executes different instructions belonging to a process in its different stages.



Buffer - Temporary storage

→ 4 stage Pipeline




Fig. shows H/W organisation of a stage pipeline

Date _____
Page _____

whichever stage takes the highest time
then it will be considered as clock cycle.

Case 1 - Without using pipelining.

~~clock cycle~~ →
Instructions

1 2 3 4 5 6 7 8 9 10 11 12

I₁ [F₁ | D₁ | E₁ | W₁]

I₂ [F₂ | D₂ | E₂ | W₂]

I₃ [F₃ | D₃ | E₃ | W₂]

⇒ 12 clockcycle.

Case 2 - With using Pipeline.

~~clock cycle~~

Instruction 1 2 3 4 5 6 7 8 9 10

I₁ [F₁ | D₁ | E₁ | W₁]

I₂ [F₂ | D₂ | E₂ | W₂]

I₃ [F₃ | D₃ | E₃ | W₃]

⇒ 6 cycles.

→ Stalling.

I₁ [F₁ | D₁ | E₁ | W₁]

I₂ [F₂ | D₂ | E₂ | W₂]

[F₃ | D₃] — | — [E₃ | W₃].

Fig Explanation of Fig a interstage buffer Hardware organisation.

The above four stages pipeline has four units discussed as follows -

1) Fetch

This unit reads the instruction from the memory

2) Decode:

This unit is responsible for decoding the instruction and fetching the source ~~and~~ operator

3) Execution Unit

This unit execute the instruction

4) Result Unit.

This unit is responsible to write back result to register or to a memory.

All these units are connected to each other by buffer and these buffers are used to hold the information for sometime till the unit is free to perform the next task.

Explanation of Pipeline C

Each stage in pipeline is expected to complete its operation in one clock cycle. Hence the clock provided period should be sufficiently long to complete the task to be completed the task being performed in any stage.

In different units require different amounts of time the clock period must allow the longest task to be completed.

A unit that completes its task early are ideal for remainder of clock. Hence, this pipelining is most effective in improving the performance. If the task being performed in different stages at same time.

In above fig, there instructions require 12 clock cycle to complete its execution whereas in fig by implementing instruction pipeline, there instruction require 6 clock cycle to complete its execution.

→ Pipeline Performance.

It is assumed that the pipelined processor completes the processing of one instruction in one clock cycle which means that the rate of instruction processing is 4 times that of sequential operation.

But for a number of reasons it may happen that one of pipeline stages may not be able to complete its processing task for a given instruction in the allotted time.





Fig EFFECT of an operation taking more than 1 cycle.

In the above fig, instruction I₂ requires 3 clock cycles for its execution from clock cycle 4 to 6 and therefore the execution of instruction I₃ extended by 2 clock cycles and hence these 3 instructions require total 8 clock cycles for its instruction.

→ Basics of Processing Instructions.



The above fig shows basic processing unit (CPU) the fundamental component present in the CPU such as #

ALU Arithmetic

CU Control Unit

Along with this two unit there are special and general purpose register such as

MAR, MDR, PC, IR, are special registers

whereas some general purpose registers are also required All this component of CPU are

Connected with each other by means of Bus.

The Bus are of 2 types.

- 1) Single bus organisation
- 2) Multiple bus organisation.

- 1) To execute a program, the processor fetch one instruction at a time performs the operations specified
- 2) Instructions are fetched from successive memory location until a branch or jump instruction encountered
- 3) The processor keep track of the address of memory location containing the next instruction to be fetched using Program Counter (PC).
- 4) After fetching an instruction the contents of PC are updated to point to the next instruction in the sequence.
- 5) At the same time the register MAR sends a memory location to the memory and the register MDR brings that instruction or data from the memory location specified by the MAR.
- 6) Once the instruction has been fetched completely it transfers to a special register called as instruction register (IR).

1) The register IR with the help of control unit decode that instruction and accordingly generates the control signals.

Single Bus Structure / Organisation




Fig - 1 - Single

1) The above figure shows a single common bus through which all the components of the processor such as various registers CU & ALU are connected. This is the internal bus of the processor and it is diff. from external bus.


2) The PC points to the first current inst. to be executed, and pass on that memory location through the bus.

The MAR then carries this memory location of the inst. whereas MDR is used to carry the data from respective memory location and write back the result ^{computan} into the memory and Hence there is a 2-way arrow to MDR.

→ Multiple Bus Organisation.

- 3) After passing the inst. to IR, the contents of PC get incremented as $PC \leftarrow PC + 4$ because one word is assumed to be of size 4 bytes
- 4) R₀ to --- R_(n-1) are general purpose registers used for execution in ALU
- 5) Similarly Y, Z, Temp are temporary storage registers used during the execution of sub instructions
- 6) When instruction executed completely or execution progresses, data & are transferred from one register to another often passing through the ALU to perform various arithmetic or logic operations
- 7) Finally the result gets stored back to the memory with the help of a register MDR.

Multiple Bus Organisation




- 1) A three bus structure is used to connect different components inside processor / CPU as shown in above fig.
- 2) The register file is the collection of general purpose registers and it connected with 3 busses in which two are output allowing the contents of two different register to be accessed simultaneously. The 3rd part is connected with Bus C which is used to load some data into 3rd register during same clock cycle.
- 3) Bus A and B are used to transfer the source operands to the ALU and the result is transferred to the destination over the Bus C.
- 4) An Incrementer unit is used to increment the PC by 4 and hence it eliminates the need to add 4 by using ALU but still the ALU has constant 4 which is used to increment other addresses.

→ Register Transfer.

- 1) Instruction execution a sequence of steps in which data are transferred from one register to another.
- 2) For each register two control signals are used to place the contents of the register on the bus or to load the data on the bus into the register.
- 3) The input and output of register R_i are connected to the bus through switches controlled by the signal R_{in} and R_{out} respectively as shown in the following diagram.
- 4) When R_{in} is set to one, the data on the bus are loaded into R_i . Similarly, when R_{out} is set to one, instruction the content of register R_i are placed on the bus.
- 5) While $R_{out} = 0$, the bus can be used for transfer data for other register.
- 6) For eg. Suppose, there is a transfer of the of the register R_1 to register R_4 this can be accomplished as follows.
 - a) Enable the output of register R_1 by setting R_{out} to one, this places the contents of R_1 on the processor bus.
 - b) Enable the input of register R_4 by setting to one, this loads data from the processor bus to register R_4 .

All the operation and data transfers within the processor take place within time period defined by processor clock.

The control signals that handle a particular operation transfer are generated at the start of the clock cycle.



18/10/22.

Size of one memory cell \rightarrow 4 bytes.

classmate

Date _____


Page _____

1). Fetching a word from Memory.

(Q) How a word get fetch from the memory?

- 1) To fetch a word for information from memory, the processor has to specify the address of the memory location where these information is stored and request a read operation.
- 2) This applies whether the information to be fetched represents instructions in a program or an operand specified by an instruction in a program. The processor transfers the requirement address to the MAR, those output is connected to the address lines of the memory bus, at the same time the processor uses the control line of the memory bus to indicate that a read operation is needed.
- 3) When the requested data are received from the memory they are stored in register MDR, from where data can be transferred to another register in the processor.
- 4) During memory read and write operations, the timings of the internal processor operations must be coordinated with response of address device on the memory bus.
- 5) The processor complete one internal data transfer in one clock cycle.
- 6) The processor wait until it receives and indication that the requested read operation has been completed.

For such indication a control signal called Memory Function Completed (MFC) is use for the purpose.



The action needed to execute this instruction is described as follows -

- a) 1) $MAR \leftarrow [R_1]$
- 2) Read operation on Memory class bus
- 3) Wait for MFC response from memory
- 4) Load data to MDR to memory bus.
- 5) $R_2 \leftarrow MDR$

The above three steps of memory read operation can be described by signals being activated are as follows.

- Control sequence*
- a) 1. R_{1out} , MARin, Read.
 - 2. MDR_{in}E, MFC *Memory function completed*
 - 3. MDR_{out}, R_{2in}.

2) Storing a word in Memory.

- 1) Writing a word into a memory location follows the same procedure like read operation
- 2) The desired address loaded into mar MAR, then the data written are loaded into MDR. at the same time a write operation get started.
- 3) After writing a comple word into a memory, MFC control signal get generated.

For eg- MOV R₂, (R₁) .

The steps or action needed are given as follows -

- 1) MAR \leftarrow [R₁]
- 2) MDR \leftarrow R₂
- 3) Start write operation.
- 4) Wait for MFC operation.
- 5) [MAR] \leftarrow MDR.

Control Sequences.

- 1) R_{out}, MARin
- 2) R_{out}, MD Rin
- 3) MDRoutE, MFC.


Execution of a complete Instruction

The execution of any instruction requires some sequence of operation like fetching a word from memory. Perform the arithmetic operation and store back the result.

Consider the inst. ADD (R₃), R₁ which adds the contents of memory location pointed to by R₃ with the contents of register R₁ and stores back the result in R₁.

Executing this inst. requires the following steps:

- a) 1) Fetch the instruction.
- b) 2) Fetch the first operands.
- c) 3) Perform the addition
- d) 4) Load the result into R₁.



for above steps the control sequences are written as follows.

- a) 1) P_{out} → MAR in, Read, Select4, Add 9, -
- 2) Z_{out}, P_{Cin}, Y_{in}, MFC
- 3) MDRout → I_{Rin}
- b) 4) R_{out}, MAR in, Read.
- c) 5) R_{out}, Y_{in}, MFC
- 6) MDRout, Select Y, Add, Zin.
- d) 7) Z_{out}, R_{in}; End.