

RE01 1500KB Group

R_SYSTEM Driver Detailed Specification

R01AN4770EJ0130 Rev.1.30 May. 12, 2021

Introduction

This document describes the detailed specifications of the system driver R_SYSTEM provided in the RE01 1500KB CMSIS Driver Package.

Target Device

RE01 1500KB Group

Contents

1. Over	VIEW	3
2. Interi	nal Structure of Software Components	4
2.1 File	e Structure	4
3. Intern	nal Operation of Software Components	7
4. Deta	iled Information of Software Unit	8
4.1 Co	nfigurations	8
4.1.1	Parameter Checking	8
4.1.2	Critical Section	8
4.1.3	Register Protection	8
4.1.4	Value of API Timeout	9
4.1.5	Event Link Number Setting	9
4.1.6	Function Allocation to RAM	13
4.2 Ma	acro and Type Definitions	14
4.3 Fu	nction Specifications	16
4.3.1	R_SYS_CodeCopy Function	16
4.3.2	R_SYS_Initialize Function	17
4.3.3	R_SYS_BoostSpeedModeSet Function	18
4.3.4	R_SYS_HighSpeedModeSet Function	20
4.3.5	R_SYS_LowSpeedModeSet Function	23
4.3.6	R_SYS_32kHzSpeedModeSet Function	25
4.3.7	R_SYS_SpeedModeGet Function	27
4.3.8	R_SYS_SystemClockHOCOSet Function	28
4.3.9	R_SYS_SystemClockMOCOSet Function	31
4.3.10	R_SYS_SystemClockLOCOSet Function	32
4.3.11	R_SYS_SystemClockMOSCSet Function	33
4.3.12	R_SYS_SystemClockSOSCSet Function	34
4.3.13	R_SYS_SystemClockPLLSet Function	35
4.3.14	R_SYS_SystemClockFreqGet Function	38
4.3.15	R_SYS_PeripheralClockFreqGet Function	40
4.3.16	R_SYS_SystemClockDividerSet Function	42
	R_SYS_MainOscSpeedClockStart Function	
	R_SYS_MainOscSpeedClockStop Function	
4.3.19	R_SYS_HighSpeedClockStart Function	47





4.3.20	R_SYS_HighSpeedClockStop Function	. 49
4.3.21	R_SYS_MediumSpeedClockStart Function	. 50
4.3.22	R_SYS_MediumSpeedClockStop Function	. 51
4.3.23	R_SYS_LowSpeedClockStart Function	. 52
4.3.24	R_SYS_LowSpeedClockStop Function	. 53
4.3.25	R_SYS_SubOscSpeedClockStart Function	. 54
4.3.26	R_SYS_SubOscSpeedClockStop Function	. 55
4.3.27	R_SYS_PLLSpeedClockStart Function	. 56
4.3.28	R_SYS_PLLSpeedClockStop Function	. 58
4.3.29	R_SYS_OscStabilizationFlagGet Function	. 59
4.3.30	R_SYS_IrqEventLinkSet Function	. 60
4.3.31	R_SYS_IrqStatusGet Function	. 61
4.3.32	R_SYS_IrqStatusClear Function	. 62
4.3.33	R_SYS_EnterCriticalSection Function	. 63
4.3.34	R_SYS_ExitCriticalSection Function	. 63
4.3.35	R_SYS_ResourceLock Function	. 64
4.3.36	R_SYS_ResourceUnlock Function	. 64
4.3.37	R_SYS_RegisterProtectEnable Function	. 65
4.3.38	R_SYS_RegisterProtectDisable Function	. 65
4.3.39	R_SYS_SoftwareDelay Function	. 66
4.3.40	R_SYS_GetVersion Function	. 68
4.3.41	r_sys_BoostFlagGet Function	. 69
4.3.42	r_sys_BoostFlagSet Function	. 69
4.3.43	r_sys_BoostFlagClr Function	. 70
4.3.44	r_system_wdt_refresh Function	. 70
4.3.45	IELn_IRQHandler Function (n = 0 to 31)	. 71
4.3.46	R_NVIC_EnableIRQ Function	. 72
4.3.47	R_NVIC_GetEnableIRQ Function	. 73
4.3.48	R_NVIC_DisableIRQ Function	. 74
4.3.49	R_NVIC_GetPendingIRQ Function	. 75
4.3.50	R_NVIC_SetPendingIRQ Function	. 76
4.3.51	R_NVIC_ClearPendingIRQ Function	. 77
4.3.52	R_NVIC_SetPriority Function	. 78
4.3.53	R_NVIC_GetPriority Function	. 79
4.3.54	R_NVIC_SetVector Function	. 80
4.3.55	R_NVIC_GetVector Function	. 80
4.3.56	R_NVIC_SystemReset Function	. 81
Website a	and Support	82

1. Overview

The following shows a list of abbreviations used in this document and a list of related documents.

Table 1-1 Abbreviation List

Name	Abbreviation
RENESAS-DRIVER R_SYSTEM	R_SYSTEM Driver
RENESAS CMSIS-Core	R_CORE
RE01 Group User's Manual: Hardware	UMH

Table 1-2 Related Document List

Document Name	Document Number
RE01 Group (with 1.5-Mbyte Flash Memory) User's	r01uh0796
Manual: Hardware	
RE01 1500KB,256KB Group Getting Started Guide to	r01an4660
Development Using CMSIS Package	

Table 1-3 ROM and RAM Size List

ROM/RAM Name	Cache Type	Size
Program ROM	ROM/Flash memory	1.5 Mbytes
ROM	ROM/Flash memory	256 bytes
Option-setting memory	ROM/Flash memory	32 bytes
Memory mirror	ROM/Flash memory	8 Mbytes
RAM	RAM	256 Kbytes

Table 1-4 Maximum Stack Size

Maximum stack size	0x400 (1 Kbyte)
--------------------	-----------------

2. Internal Structure of Software Components

2.1 File Structure

The R_SYSTEM driver is part of the Hardware Abstraction Layer (HAL) compatible with the CMSIS Driver specification, this consists of three files: r_system_api.c, r_system_api.h, and r_system_cfg.h in the vendor-specific file storage directory. The roles of the files are shown in Table 2-1. Figure 2.1 shows the file structure of the R_SYSTEM driver in the RE01 1500KB Group CMSIS Driver Package. The R_SYSTEM driver capabilities are implemented by the functions shown in Figure 2.2.

Table 2-1 Roles of the Files of R_SYSTEM Driver

File Name	Description	
r_system_api.c	Driver source file.	
	It provides the entities of driver functions.	
	To use the R_SYSTEM driver, it is necessary to build this file.	
r_system_api.h	Driver header file.	
	It provides macro, type, and prototype declarations that can be referenced by the user.	
	To use the R_SYSTEM driver, it is necessary to include this file.	
r_system_cfg.h	Configuration definition file.	
	It provides configuration definitions that can be modified by the user.	




Figure 2.1 File Structure of R SYSTEM Driver in CMSIS Driver Package




Figure 2.2 Relationship between R_CORE Configuration Settings and R_SYSTEM Driver Functions

3. Internal Operation of Software Components

The R_SYSTEM driver implements mode transitions and clock operation switching. This section shows the procedure for calling the R_SYSTEM driver functions that make mode transitions and select clock operation. For procedures for causing transitions between power supply modes or entry to VBB mode, refer to the specification of the R_LPM driver.




Figure 3.1 Procedure for Calling API Functions Using R_SYSTEM Driver

4. Detailed Information of Software Unit

4.1 Configurations

For the R_SYSTEM driver, configuration definitions that can be modified by the user are provided in the r_system_cfg.h file.

4.1.1 Parameter Checking

This enables or disables the parameter checking in the R_SYSTEM driver.

Name: SYSTEM_CFG_PARAM_CHECKING_ENABLE

Table 4-1 Settings of SYSTEM_CFG_PARAM_CHECKING_ENABLE

Setting	Description	
0	Disables the parameter checking.	
	The error conditions described in Function Specifications will not be detected.	
1 (initial value)	Enables the parameter checking.	
	The error conditions described in Function Specifications will be detected.	

4.1.2 Critical Section

This enables or disables the critical section control in the R SYSTEM driver.

In reading the value of a register, modifying the value of some bits, and then writing it back to the register, it is necessary to control the critical section so that no interrupt will occur during this process.

Name: SYSTEM_CFG_ENTER_CRITICAL_SECTION_ENABLE

Table 4-2 Settings of SYSTEM_CFG_ENTER_CRITICAL_SECTION_ENABLE

Setting	Description	
0	Disables the control of critical sections.	
1 (initial value)	Enables the control of critical sections.	

4.1.3 Register Protection

This enables or disables the register write protection control in the R SYSTEM driver.

In writing to a target register, it is necessary to control register write protection.

Name: SYSTEM_CFG_REGISTER_PROTECTION_ENABLE

Table 4-3 Settings of SYSTEM_CFG_REGISTER_PROTECTION_ENABLE

Setting Description	
0 Disables the control of register write protection.	
1 (initial value) Enables the control of register write protection.	

4.1.4 Value of API Timeout

This specifies the timeout time when a CMSIS driver API waits for a value to be reflected.

Name: SYSTEM CFG API TIMEOUT COUNT

Table 4-4 Settings of SYSTEM_CFG_API_TIMEOUT_COUNT

Setting	Description
268,435,456	This specifies the timeout time when a CMSIS driver API waits for a value to be
(0x10000000)	reflected.

4.1.5 Event Link Number Setting

The interrupt handler of each event link number specified here is called as a callback function.

For the event signal linked with this setting, refer to UMH.

Name: SYSTEM_CFG_EVENT_NUMBER_****_****

Table 4-5 Settings of SYSTEM_CFG_EVENT_NUMBER_****_****

Setting	Description
0x00 (initial value)	Disables an event output to the specified peripheral
SYSTEM_IRQ_EVENT_NUMBER_NOT_USED	module.
0x01-0xAB	Specifies the number of the event signal to be linked to.
SYSTEM_IRQ_EVENT_NUMBERn (n=0-31)	

Table 4-6 Event Number Settings of SYSTEM_CFG_EVENT_NUMBER_****_****

Event Number	Source of Interrupt Request	Name	Configuration Definition Name of Event (r_system_cfg.h)
01h	Port	PORT_IRQ0	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ0
02h		PORT_IRQ1	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ1
03h		PORT_IRQ2	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ2
04h		PORT_IRQ3	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ3
05h		PORT_IRQ4	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ4
06h		PORT_IRQ5	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ5
07h		PORT_IRQ6	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ6
08h		PORT_IRQ7	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ7
09h	DMAC0	DMAC0_INT	SYSTEM_CFG_EVENT_NUMBER_DMAC0_INT
0Ah	DMAC1	DMAC1_INT	SYSTEM_CFG_EVENT_NUMBER_DMAC1_INT
0Bh	DMAC2	DMAC2_INT	SYSTEM_CFG_EVENT_NUMBER_DMAC2_INT
0Ch	DMAC3	DMAC3_INT	SYSTEM_CFG_EVENT_NUMBER_DMAC3_INT
0Dh	DTC	DTC_COMPLETE	SYSTEM_CFG_EVENT_NUMBER_DTC_COMPLETE
0Fh	ICU	ICU_SNZCANCEL	SYSTEM_CFG_EVENT_NUMBER_ICU_SNZCANCEL
10h	FCU	FCU_FIFERR	SYSTEM_CFG_EVENT_NUMBER_FCU_FIFERR
11h		FCU_FRDYI	SYSTEM_CFG_EVENT_NUMBER_FCU_FRDYI
12h	LVD	LVD_LVD1	SYSTEM_CFG_EVENT_NUMBER_LVD_LVD1
13h		LVD_LVDBAT	SYSTEM_CFG_EVENT_NUMBER_LVD_LVDBAT
14h	MOSC	MOSC_STOP	SYSTEM_CFG_EVENT_NUMBER_MOSC_STOP
15h	Low power consumption mode	SYSTEM_SNZREQ	SYSTEM_CFG_EVENT_NUMBER_SYSTEM_SNZREQ
16h	EHC	SOL_DH	SYSTEM_CFG_EVENT_NUMBER_SOL_DH

R01AN4770EJ0130 Rev.1.30 May. 12, 2021



17h		SOL_DL	SYSTEM_CFG_EVENT_NUMBER_SOL_DL
18h	AGT0	AGT0_AGTI	SYSTEM_CFG_EVENT_NUMBER_AGT0_AGTI
1Ah		AGT0 AGTCMBI	SYSTEM CFG EVENT NUMBER AGTO AGTCMBI
1Bh	AGT1	AGT1 AGTI	SYSTEM CFG EVENT NUMBER AGT1 AGTI
1Ch		AGT1 AGTCMAI	SYSTEM CFG EVENT NUMBER AGT1 AGTCMAI
1Dh	AGT0	AGT0 AGTCMAI	SYSTEM CFG EVENT NUMBER AGTO AGTCMAI
1Eh	IWDT	IWDT NMIUNDF	SYSTEM CFG EVENT NUMBER IWDT NMIUNDF
1Fh	WDT	WDT NMIUNDF	SYSTEM CFG EVENT NUMBER WDT NMIUNDF
20h	RTC	RTC ALM	SYSTEM CFG EVENT NUMBER RTC ALM
21h		RTC PRD	SYSTEM CFG EVENT NUMBER RTC PRD
22h		RTC CUP	SYSTEM CFG EVENT NUMBER RTC CUP
23h	S14AD	ADC140 ADI	SYSTEM CFG EVENT NUMBER ADC140 ADI
24h		ADC140 GBADI	SYSTEM CFG EVENT NUMBER ADC140 GBADI
25h		ADC140 CMPAI	SYSTEM CFG EVENT NUMBER ADC140 CMPAI
26h		ADC140 CMPBI	SYSTEM CFG EVENT NUMBER ADC140 CMPBI
27h		ADC140 WCMPM	SYSTEM CFG EVENT NUMBER ADC140 WCMPM
28h		ADC140 WCMPUM	SYSTEM CFG EVENT NUMBER ADC140 WCMPUM
29h		ADC140 GCADI	SYSTEM CFG EVENT NUMBER ADC140 GCADI
2Ah	ACMP	ACMP CMPI	SYSTEM CFG EVENT NUMBER ACMP CMPI
2Bh	USB	USBFS D0FIFO	SYSTEM CFG EVENT NUMBER USBFS D0FIFO
2Ch		USBFS D1FIFO	SYSTEM CFG EVENT NUMBER USBFS D1FIFO
2Dh		USBFS USBI	SYSTEM CFG EVENT NUMBER USBFS USBI
2Eh		USBFS USBR	SYSTEM CFG EVENT NUMBER USBFS USBR
2Fh	RIIC0	IIC0 RXI	SYSTEM CFG EVENT NUMBER IICO RXI
30h		IIC0 TXI	SYSTEM CFG EVENT NUMBER IICO TXI
31h		IIC0 TEI	SYSTEM CFG EVENT NUMBER IICO TEI
32h		IIC0 EEI	SYSTEM CFG EVENT NUMBER IICO EEI
33h	RIIC1	IIC1 RXI	SYSTEM CFG EVENT NUMBER IIC1 RXI
34h		IIC1 TXI	SYSTEM CFG EVENT NUMBER IIC1 TXI
35h		IIC1 TEI	SYSTEM CFG EVENT NUMBER IIC1 TEI
36h		IIC1 EEI	SYSTEM CFG EVENT NUMBER IIC1 EEI
37h	KINT	KEY INTKR	SYSTEM CFG EVENT NUMBER KEY INTKR
38h	DOC	DOC_DOPCI	SYSTEM CFG EVENT NUMBER DOC DOPCI
39h	CAC	CAC FEERI	SYSTEM CFG EVENT NUMBER CAC FEERI
3Ah		CAC MENDI	SYSTEM CFG EVENT NUMBER CAC MENDI
3Bh		CAC OVFI	SYSTEM CFG EVENT NUMBER CAC OVFI
3Ch	I/O port	IOPORT GROUP3	SYSTEM CFG EVENT NUMBER IOPORT GROUP3
3Dh		IOPORT GROUP2	SYSTEM CFG EVENT NUMBER IOPORT GROUP2
3Eh	ELC	ELC SWEVT0	SYSTEM CFG EVENT NUMBER ELC SWEVTO
3Fh		ELC SWEVT1	SYSTEM CFG EVENT NUMBER ELC SWEVT1
40h	POE	POEG GROUPA	SYSTEM CFG EVENT NUMBER POEG GROUPA
41h		POEG GROUPB	SYSTEM CFG EVENT NUMBER POEG GROUPB
42h	TMR	TMR CMIA0	SYSTEM CFG EVENT NUMBER TMR CMIA0
43h		TMR CMIB0	SYSTEM CFG EVENT NUMBER TMR CMIB0
44h		TMR OVF0	SYSTEM CFG EVENT NUMBER TMR OVF0
45h		TMR CMIA1	SYSTEM CFG EVENT NUMBER TMR CMIA1
46h	\dashv	TMR CMIB1	SYSTEM CFG EVENT NUMBER TMR CMIB1
47h	\dashv	TMR OVF1	SYSTEM CFG EVENT NUMBER TMR OVF1
48h	ccc	CCC PRD	SYSTEM CFG EVENT NUMBER CCC PRD
49h	\dashv	CCC CUP	SYSTEM CFG EVENT NUMBER CCC CUP
4Ah	LPG	CCC ERR	SYSTEM CFG EVENT NUMBER CCC ERR
4Bh	MTDV	MTDV PM1INT	SYSTEM CFG EVENT NUMBER MTDV PM1INT
ווטד	INITO	I MILLON TI MILLIMI	

4Ch		MTDV PM25INT	SYSTEM CFG EVENT NUMBER MTDV PM25INT
4Dh		MTDV PM36INT	SYSTEM CFG EVENT NUMBER MTDV PM36INT
4Eh	ELC	ELC INTO	SYSTEM CFG EVENT NUMBER ELC INTO
4Fh		ELC INT1	SYSTEM CFG EVENT NUMBER ELC INT1
50h	GPT320	GPT0 CCMPA	SYSTEM CFG EVENT NUMBER GPT0 CCMPA
51h		GPT0 CCMPB	SYSTEM CFG EVENT NUMBER GPT0 CCMPB
52h		GPT0 CMPC	SYSTEM CFG EVENT NUMBER GPT0 CMPC
53h		GPT0 CMPD	SYSTEM CFG EVENT NUMBER GPT0 CMPD
54h		GPT0 OVF	SYSTEM CFG EVENT NUMBER GPT0 OVF
55h		GPT0 UDF	SYSTEM CFG EVENT NUMBER GPT0 UDF
56h	GPT321	GPT1 CCMPA	SYSTEM CFG EVENT NUMBER GPT1 CCMPA
57h		GPT1 CCMPB	SYSTEM CFG EVENT NUMBER GPT1 CCMPB
58h		GPT1 CMPC	SYSTEM CFG EVENT NUMBER GPT1 CMPC
59h		GPT1 CMPD	SYSTEM CFG EVENT NUMBER GPT1 CMPD
5Ah		GPT1 OVF	SYSTEM CFG EVENT NUMBER GPT1 OVF
5Bh	_	GPT1 UDF	SYSTEM CFG EVENT NUMBER GPT1 UDF
5Ch	GPT162	GPT2 CCMPA	SYSTEM CFG EVENT NUMBER GPT2 CCMPA
5Dh	- 0	GPT2 CCMPB	SYSTEM CFG EVENT NUMBER GPT2 CCMPB
5Eh		GPT2 CMPC	SYSTEM CFG EVENT NUMBER GPT2 CMPC
5Fh	_	GPT2 CMPD	SYSTEM CFG EVENT NUMBER GPT2 CMPD
60h		GPT2 OVF	SYSTEM CFG EVENT NUMBER GPT2 OVF
61h	-	GPT2_UDF	SYSTEM CFG EVENT NUMBER GPT2 UDF
62h	GPT163	GPT3 CCMPA	SYSTEM CFG EVENT NUMBER GPT3 CCMPA
63h		GPT3 CCMPB	SYSTEM CFG EVENT NUMBER GPT3 CCMPB
64h	=	GPT3 CMPC	SYSTEM CFG EVENT NUMBER GPT3 CMPC
65h	\dashv	GPT3 CMPD	SYSTEM CFG EVENT NUMBER GPT3 CMPD
66h	-	GPT3 OVF	SYSTEM_CFG_EVENT_NUMBER_GPT3_OVF
67h	-	GPT3 UDF	SYSTEM CFG EVENT NUMBER GPT3 UDF
68h	GPT164	GPT4 CCMPA	SYSTEM CFG EVENT NUMBER GPT4 CCMPA
69h		GPT4 CCMPB	SYSTEM CFG EVENT NUMBER GPT4 CCMPB
6Ah	_	GPT4 CMPC	SYSTEM CFG EVENT NUMBER GPT4 CMPC
6Bh	_	GPT4_CMPD	SYSTEM CFG EVENT NUMBER GPT4 CMPD
6Ch	_	GPT4_OVF	SYSTEM CFG EVENT NUMBER GPT4 OVF
6Dh	_	GPT4 UDF	SYSTEM CFG EVENT NUMBER GPT4 UDF
6Eh	GPT165	GPT5 CCMPA	SYSTEM CFG EVENT NUMBER GPT5 CCMPA
6Fh	_ 0	GPT5 CCMPB	SYSTEM CFG EVENT NUMBER GPT5 CCMPB
70h	_	GPT5 CMPC	SYSTEM CFG EVENT NUMBER GPT5 CMPC
71h	_	GPT5 CMPD	SYSTEM CFG EVENT NUMBER GPT5 CMPD
72h	\dashv	GPT5 OVF	SYSTEM CFG EVENT NUMBER GPT5 OVF
73h	_	GPT5 UDF	SYSTEM CFG EVENT NUMBER GPT5 UDF
74h	GPT	GPT UVWEDGE	SYSTEM CFG EVENT NUMBER GPT UVWEDGE
75h	SCI0	SCI0 RXI	SYSTEM CFG EVENT NUMBER SCIO RXI
76h	-	SCI0_TXI	SYSTEM CFG EVENT NUMBER SCIO TXI
77h	-	SCI0_TXI	SYSTEM CFG EVENT NUMBER SCIO TEI
78h	\dashv	SCI0_FEI	SYSTEM CFG EVENT NUMBER SCIO ERI
79h	\dashv	SCIO_EIN	SYSTEM CFG EVENT NUMBER SCIO AM
7Ah	\dashv	SCIO RXI OR ERI	Unused
7Bh	SCI1	SCI1 RXI	SYSTEM CFG EVENT NUMBER SCI1 RXI
7Ch	-	SCI1 TXI	SYSTEM CFG EVENT NUMBER SCI1 TXI
7Dh	-	SCI1 TEI	SYSTEM CFG EVENT NUMBER SCI1 TEI
7Eh	\dashv	SCI1 ERI	SYSTEM CFG EVENT NUMBER SCI1 ERI
7Fh	\dashv	SCI1_EIXI	SYSTEM CFG EVENT NUMBER SCI1 AM
/ 1 11		JOH _AW	TOTOTEM_OFO_EVENT_NOWDER_OOFI_AW

SCI2 SCI2 RXI				
SCI2 TEI	80h	SCI2	SCI2_RXI	SYSTEM_CFG_EVENT_NUMBER_SCI2_RXI
SCI2 ERI SYSTEM_CFG_EVENT_NUMBER_SCI2_ERI	81h		SCI2_TXI	SYSTEM_CFG_EVENT_NUMBER_SCI2_TXI
SCI2 AM	82h		SCI2_TEI	SYSTEM_CFG_EVENT_NUMBER_SCI2_TEI
SCI3	83h		SCI2_ERI	SYSTEM_CFG_EVENT_NUMBER_SCI2_ERI
SCI3_TXI	84h		SCI2_AM	SYSTEM CFG EVENT NUMBER SCI2 AM
SCI3_TEI	85h	SCI3	SCI3_RXI	SYSTEM_CFG_EVENT_NUMBER_SCI3_RXI
SCI3_ERI SYSTEM_CFG_EVENT_NUMBER_SCI3_ERI	86h		SCI3_TXI	SYSTEM_CFG_EVENT_NUMBER_SCI3_TXI
SCI3_AM	87h		SCI3_TEI	SYSTEM_CFG_EVENT_NUMBER_SCI3_TEI
SCI4	88h		SCI3_ERI	SYSTEM_CFG_EVENT_NUMBER_SCI3_ERI
SCI4_TXI	89h		SCI3_AM	SYSTEM_CFG_EVENT_NUMBER_SCI3_AM
SCI4_TEI	8Ah	SCI4	SCI4_RXI	SYSTEM_CFG_EVENT_NUMBER_SCI4_RXI
SCI4_ERI SYSTEM_CFG_EVENT_NUMBER_SCI4_ERI 8Eh	8Bh		SCI4_TXI	SYSTEM CFG EVENT NUMBER SCI4 TXI
8Eh SCI4_AM SYSTEM_CFG_EVENT_NUMBER_SCI4_AM 8Fh SCI5 SCI5_RXI SYSTEM_CFG_EVENT_NUMBER_SCI5_RXI 90h SCI5_TXI SYSTEM_CFG_EVENT_NUMBER_SCI5_TXI 91h SCI5_TXI SYSTEM_CFG_EVENT_NUMBER_SCI5_TEI 92h SCI5_ERI SYSTEM_CFG_EVENT_NUMBER_SCI5_ERI 93h SCI5_AM SYSTEM_CFG_EVENT_NUMBER_SCI5_ERI 93h SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI9_RXI 95h SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI9_RXI 96h SCI9_TXI SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_SPRI 98h SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 98h SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SP	8Ch		SCI4_TEI	SYSTEM CFG EVENT NUMBER SCI4 TEI
8Fh SCI5 SCI5_RXI SYSTEM_CFG_EVENT_NUMBER_SCI5_RXI 90h 9CI5_TXI SYSTEM_CFG_EVENT_NUMBER_SCI5_TXI 91h 9CI5_TEI SYSTEM_CFG_EVENT_NUMBER_SCI5_TEI 92h 9CI5_ERI SYSTEM_CFG_EVENT_NUMBER_SCI5_TEI 93h SCI5_AM SYSTEM_CFG_EVENT_NUMBER_SCI5_ERI 93h SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI5_RXI 95h SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI9_TXI 96h SCI9_TEI SYSTEM_CFG_EVENT_NUMBER_SCI9_TXI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_SPRI 98h SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 98h SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 98h SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SPI0_SPI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SPI0_SPI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 99h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 99h	8Dh		SCI4_ERI	SYSTEM CFG EVENT NUMBER SCI4 ERI
SCI5_TXI	8Eh		SCI4_AM	SYSTEM CFG EVENT NUMBER SCI4 AM
SCI5_TXI	8Fh	SCI5	SCI5_RXI	SYSTEM CFG EVENT NUMBER SCI5 RXI
92h SCI5_ERI SYSTEM_CFG_EVENT_NUMBER_SCI5_ERI 93h SCI5_AM SYSTEM_CFG_EVENT_NUMBER_SCI5_AM 94h SCI9 SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI9_RXI 95h SCI9_TXI SYSTEM_CFG_EVENT_NUMBER_SCI9_TXI 96h SCI9_TEI SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Fh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A2h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND </td <td>90h</td> <td></td> <td>SCI5_TXI</td> <td></td>	90h		SCI5_TXI	
93h SCI5_AM SYSTEM_CFG_EVENT_NUMBER_SCI5_AM 94h SCI9 SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI9_RXI 95h SCI9_TXI SYSTEM_CFG_EVENT_NUMBER_SCI9_TXI 96h SCI9_TEI SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Ch SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A2h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_DIV_CAL	91h		SCI5_TEI	SYSTEM CFG EVENT NUMBER SCI5 TEI
94h SCI9 SCI9_RXI SYSTEM_CFG_EVENT_NUMBER_SCI9_RXI 95h SCI9_TXI SYSTEM_CFG_EVENT_NUMBER_SCI9_TXI 96h SCI9_TEI SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPEIN SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTIND 9Eh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTIND A2h SPI1_SPEIN SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI SYSTEM_CFG_EVENT_NUMBER_SPI1_	92h		SCI5_ERI	SYSTEM CFG EVENT NUMBER SCI5 ERI
95h SCI9_TXI SYSTEM_CFG_EVENT_NUMBER_SCI9_TXI 96h SCI9_TEI SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Fh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A0h SPI1_SPI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPE SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIE A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_GDT_CALCCOMP A6h MLCD MLCD_TEI	93h		SCI5_AM	SYSTEM CFG EVENT NUMBER SCI5 AM
96h SCI9_TEI SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI 97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Fh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A8h GDT GDT_DA	94h	SCI9	SCI9_RXI	SYSTEM CFG EVENT NUMBER SCI9 RXI
97h SCI9_ERI SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI 98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1 SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A2h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A8h GDT_DATOI	95h		SCI9_TXI	SYSTEM CFG EVENT NUMBER SCI9 TXI
98h SCI9_AM SYSTEM_CFG_EVENT_NUMBER_SCI9_AM 99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1 SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GD	96h		SCI9_TEI	SYSTEM_CFG_EVENT_NUMBER_SCI9_TEI
99h SPI0 SPI0_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI 9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPIEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A8h GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	97h		SCI9_ERI	SYSTEM_CFG_EVENT_NUMBER_SCI9_ERI
9Ah SPI0_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI 9Bh SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII 9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	98h		SCI9_AM	SYSTEM_CFG_EVENT_NUMBER_SCI9_AM
SPI0_SPII SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A0h	99h	SPI0	SPI0_SPRI	SYSTEM_CFG_EVENT_NUMBER_SPI0_SPRI
9Ch SPI0_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI 9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	9Ah		SPI0_SPTI	SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI
9Dh SPI0_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND 9Eh SPI1 SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	9Bh		SPI0_SPII	SYSTEM_CFG_EVENT_NUMBER_SPI0_SPII
9Eh SPI1 SPI1_SPRI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI 9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	9Ch		SPI0_SPEI	SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI
9Fh SPI1_SPTI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI A0h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	9Dh		SPI0_SPTEND	SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTEND
A0h A1h SPI1_SPII SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	9Eh	SPI1	SPI1_SPRI	SYSTEM_CFG_EVENT_NUMBER_SPI1_SPRI
A1h SPI1_SPEI SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	9Fh		SPI1_SPTI	SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTI
A2h SPI1_SPTEND SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A0h		SPI1_SPII	SYSTEM_CFG_EVENT_NUMBER_SPI1_SPII
A3h QSPI QSPI_INTR SYSTEM_CFG_EVENT_NUMBER_QSPI_INTR A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A1h		SPI1_SPEI	SYSTEM_CFG_EVENT_NUMBER_SPI1_SPEI
A4h DIV DIV_CALCCOMP SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A2h		SPI1_SPTEND	SYSTEM_CFG_EVENT_NUMBER_SPI1_SPTEND
A6h MLCD MLCD_TEI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A3h	QSPI	QSPI_INTR	
A7h MLCD_TEMI SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A4h	DIV	DIV_CALCCOMP	SYSTEM_CFG_EVENT_NUMBER_DIV_CALCCOMP
A8h GDT GDT_DATII SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A6h	MLCD	MLCD_TEI	SYSTEM_CFG_EVENT_NUMBER_MLCD_TEI
A9h GDT_DATOI SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A7h		MLCD_TEMI	SYSTEM_CFG_EVENT_NUMBER_MLCD_TEMI
AAh GDT_FDCENDI SYSTEM_CFG_EVENT_NUMBER_GDT_DATII	A8h	GDT	GDT_DATII	SYSTEM_CFG_EVENT_NUMBER_GDT_DATOI
	A9h		GDT_DATOI	SYSTEM_CFG_EVENT_NUMBER_GDT_FDCENDI
B4h Port PORT_IRQ8 SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ8	AAh		GDT_FDCENDI	SYSTEM_CFG_EVENT_NUMBER_GDT_DATII
	B4h	Port	PORT_IRQ8	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ8
B5h PORT_IRQ9 SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ9	B5h		PORT_IRQ9	SYSTEM_CFG_EVENT_NUMBER_PORT_IRQ9

4.1.6 Function Allocation to RAM

This makes the settings for executing specific functions of the R_SYSTEM driver from the RAM.

Programs to be executed while the power supply to the flash memory is switched off need to be allocated to RAM and executed from the RAM.

This configuration definition for setting function allocation to RAM has function-specific definitions.

Name: SYSTEM CFG SECTION R SYS xxxxx

SYSTEM_CFG_SECTION_IELn_IRQHANDLER (n = 0 to 31)

An API name xxxxx should be written in all capital letters.

Example: R SYS Initialize function → SYSTEM CFG SECTION R SYS INITIALIZE

Table 4-7 Settings of SYSTEM_CFG_SECTION_xxxxx

Setting	Description
SYSTEM_SECTION_CODE	Does not allocate the function to RAM.
SYSTEM_SECTION_RAM_FUNC	Allocates the function to RAM.

Table 4-8 Initial State of Function Allocation to RAM

No.	Function Name	Allocation to RAM
1	R_SYS_Initialize	
2	R_SYS_BoostSpeedModeSet	
3	R_SYS_HighSpeedModeSet	✓
4	R_SYS_LowSpeedModeSet	✓
5	R_SYS_32kHzSpeedModeSet	✓
6	R_SYS_SpeedModeGet	✓
7	R_SYS_SystemClockHOCOSet	✓
8	R_SYS_SystemClockMOCOSet	✓
9	R_SYS_SystemClockLOCOSet	✓
10	R_SYS_SystemClockMOSCSet	✓
11	R_SYS_SystemClockSOSCSet	✓
12	R_SYS_SystemClockPLLSet	
13	R_SYS_SystemClockFreqGet	✓
14	R_SYS_PeripheralClockFreqGet	✓
15	R_SYS_SystemClockDividerSet	*
16	R_SYS_MainOscSpeedClockStart	✓
17	R_SYS_MainOscSpeedClockStop	*
18	R_SYS_HighSpeedClockStart	✓
19	R_SYS_HighSpeedClockStop	✓
20	R_SYS_MediumSpeedClockStart	✓
21	R_SYS_MediumSpeedClockStop	✓
22	R_SYS_LowSpeedClockStart	✓
23	R_SYS_LowSpeedClockStop	✓
24	R_SYS_SubOscSpeedClockStart	✓
25	R_SYS_SubOscSpeedClockStop	✓
26	R_SYS_PLLSpeedClockStart	
27	R_SYS_PLLSpeedClockStop	
28	R_SYS_OscStabilizationFlagGet	✓



29	R_SYS_IrqEventLinkSet	✓
30	R_SYS_IrqStatusGet	✓
31	R_SYS_IrqStatusClear	✓
32	R_SYS_EnterCriticalSection	✓
33	R_SYS_ExitCriticalSection	✓
34	R_SYS_ResourceLock	✓
35	R_SYS_ResourceUnlock	✓
36	R_SYS_RegisterProtectEnable	✓
37	R_SYS_RegisterProtectDisable	✓
38	R_SYS_SoftwareDelay	✓
39 to	IELn_IRQHandler (n = 0 to 31)	✓
70		
71	R_SYS_GetVersion	

4.2 Macro and Type Definitions

For the R_SYSTEM driver, macro and type definitions that can be referenced by the user are provided in the $r_system_api.h$ file.

Table 4-9 Macro Definition List

Macro Definition	Setting	Remarks
R_SYSTEM_PRV_PRCR_KEY	(0xA500U)	Releases PRCR register protection.
R_SYSTEM_PRV_IRQ_EVENT_N UMBER_TOTAL	(32)	Total number of interrupts of IRQ event links: 32 interrupts
R_SYSTEM_PRV_LOCK_LOCKED	(0x01)	Lock value of Valid st_system_lock_t: 1
R_SYSTEM_PRV_LOCK_UNLOCK ED	(0x00)	Unlock value of Valid st_system_lock_t: 0
R_SYSTEM_PRV_IELSR_IR_MSK	(0x00010000)	Mask value for IR interrupt status flag in ICU->IELSR register
R_SYSTEM_PRV_IELSR_IELS_M SK	(0x0000001F)	Mask value for IELS in ICU->IELSR register
R_SYSTEM_PRV_OSCSF_HOCO SF_MSK	(0x01)	Mask value for HOCO clock oscillation stabilization flag
R_SYSTEM_PRV_OSCSF_MOSC SF_MSK	(80x0)	Mask value for main clock oscillation stabilization flag
R_SYSTEM_PRV_OSCSF_PLLSF _MSK	(0x20)	Mask value for PLL clock oscillation stabilization flag
R_SYSTEM_PRV_SCKSCR_CKSE L_MSK	(0x07)	Mask value for clock source selection
R_SYSTEM_PRV_SCKSCR_CKSE L_HOCO	(0x00)	Selects HOCO for the clock source.
R_SYSTEM_PRV_SCKSCR_CKSE L_MOCO	(0x01)	Selects MOCO for the clock source.
R_SYSTEM_PRV_SCKSCR_CKSE L_LOCO	(0x02)	Selects LOCO for the clock source.
R_SYSTEM_PRV_SCKSCR_CKSE L_MOSC	(0x03)	Selects the main clock for the clock source.
R_SYSTEM_PRV_SCKSCR_CKSE L_SOSC	(0x04)	Selects the sub-clock for the clock source.
R_SYSTEM_PRV_SCKSCR_CKSE L_PLL	(0x05)	Selects the PLL for the clock source.

R_SYSTEM_PRV_HOCO_FREQU ENCY_HZ	(24000000U)	Set to 24 MHz when SYSTEM_CFG_HOCO_FREQUENCY = 0.
	(3200000U)	Set to 32 MHz when SYSTEM_CFG_HOCO_FREQUENCY = 1.
	(4800000U)	Set to 48 MHz when SYSTEM_CFG_HOCO_FREQUENCY = 2.
	(6400000U)	Set to 64 MHz when SYSTEM_CFG_HOCO_FREQUENCY = 3.
R_SYSTEM_PRV_MOCO_FREQU ENCY HZ	(2000000U)	Set to 2 MHz when MOCO is selected.
R_SYSTEM_PRV_LOCO_FREQU ENCY_HZ	(32768U)	Set to 32.768 kHz when LOCO is selected.
R_SYSTEM_PRV_SUBCLOCK_FR EQUENCY_HZ	(32768U)	Set to 32.768 kHz when the sub-clock is selected.
R_SYSTEM_PRV_PLL_DIV_FREQ UENCY	(SYSTEM_CFG_MOSC_FRE QUENCY_HZ / (SYSTEM_CFG_PLL_DIV+1))	Specifies the frequency to be input to the PLL circuit in accordance with the setting of the main clock frequency and the division ratio of the PLL frequency.
R_SYSTEM_PRV_PLL_FREQUEN CY_HZ	(R_SYSTEM_PRV_PLL_DIV_ FREQUENCY*(SYSTEM_CF G_PLL_MUL+1))	Specifies the frequency to be generated by PLL operation in accordance with the frequency input to the PLL circuit and the multiplication ratio of the PLL frequency.
R_SYSTEM_PRV_PLL_RANGE	(1)	Specify this value when 48000000 < output frequency of PLL circuit ≤ 64000000.
	(0)	Specify this value when 32000000 ≤ output frequency of PLL circuit ≤ 48000000.
R_SYSTEM_PRV_CLOCK_SEL	(R_SYSTEM_PRV_HOCO_F REQUENCY_HZ)	Specifies the frequency selected by R_SYSTEM_PRV_HOCO_FREQUENCY_H Z when HOCO is selected.
	(R_SYSTEM_PRV_MOCO_F REQUENCY_HZ)	Specifies the frequency selected by R_SYSTEM_PRV_MOCO_FREQUENCY_H Z when MOCO is selected.
	(R_SYSTEM_PRV_LOCO_FR EQUENCY_HZ)	Specifies the frequency selected by R_SYSTEM_PRV_LOCO_FREQUENCY_H Z when a LOCO is selected.
	(SYSTEM_CFG_MOSC_FRE QUENCY_HZ)	Specifies the frequency selected by SYSTEM_CFG_MOSC_FREQUENCY_HZ when the main clock is selected.
	(R_SYSTEM_PRV_SUBCLOC K_FREQUENCY_HZ)	Specifies the frequency selected by R_SYSTEM_PRV_SUBCLOCK_FREQUEN CY_HZ when the sub-clock is selected.
	(R_SYSTEM_PRV_PLL_FRE QUENCY_HZ)	Specifies the frequency selected by R_SYSTEM_PRV_PLL_FREQUENCY_HZ when the PLL is selected.
R_SYSTEM_PRV_CLOCK_ICK_P CKA	(R_SYSTEM_PRV_CLOCK_S EL / (1 << SYSTEM_CFG_ICK_PCKA_D IV))	Specifies the frequency obtained by dividing each determined clock by the frequency division ratio SYSTEM_CFG_ICK_PCKA_DIV.
R_SYSTEM_PRV_CLOCK_PCKB	(R_SYSTEM_PRV_CLOCK_S EL / (1 << SYSTEM_CFG_PCKB_DIV))	Specifies the frequency obtained by dividing each determined clock by the frequency division ratio SYSTEM_CFG_PCKB_DIV.
R_SYSTEM_PRV_DELAY_LOOP_ CYCLES	(4)	Specifies the number of delay cycles: 4 cycles

4.3 Function Specifications

The specifications and processing flow of each function of the R SYSTEM driver are described in this section.

The function specification tables in this section are equivalent to the descriptions in Doxygen.

For error checking in the processing flow, only the error conditions are listed and the specific checking method is omitted.

Conditional branch descriptions in the processing flow include the register names and variable names to clarify what are used for judgment on conditions. However, the judgment is not always made as that described in the processing flow.

4.3.1 R_SYS_CodeCopy Function

Table 4-10 R_SYS_CodeCopy Function Specifications

Format	void R_SYS_CodeCopy(void)
Description	Expands the data and programs stored in the specified addresses in ROM to the specified addresses in RAM.
Argument	None
Return value	None
Remarks	1




Figure 4.1 R_SYS_CodeCopy Function Processing Flow

4.3.2 R SYS Initialize Function

Table 4-11 R_SYS_Initialize Function Specifications

Format	void R_SYS_Initialize(void)
Description	Initializes the RAM (callback functions, resource lock status, and register protection status).
Argument	None
Return value	None
Remarks	-




Figure 4.2 R_SYS_Initialize Function Processing Flow

4.3.3 R_SYS_BoostSpeedModeSet Function

Table 4-12 R_SYS_BoostSpeedModeSet Function Specifications

Format	int32_t R_SYS_BoostSpeedModeSet(void)
Description	Sets the power control mode to boost mode.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.3 R_SYS_BoostSpeedModeSet Function Processing Flow

4.3.4 R_SYS_HighSpeedModeSet Function

Table 4-13 R_SYS_HighSpeedModeSet Function Specifications

Format	int32_t R_SYS_HighSpeedModeSet(void)
Description	Sets the power control mode to high-speed mode.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.4 R_SYS_HighSpeedModeSet Function Processing Flow (1/2)




Figure 4.5 R_SYS_HighSpeedModeSet Function Processing Flow (2/2)

4.3.5 R_SYS_LowSpeedModeSet Function

Table 4-14 R_SYS_LowSpeedModeSet Function Specifications

Format	int32_t R_SYS_LowSpeedModeSet(void)
Description	Sets the power control mode to low-speed mode.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	_




Figure 4.6 R_SYS_LowSpeedModeSet Function Processing Flow

4.3.6 R_SYS_32kHzSpeedModeSet Function

Table 4-15 R_SYS_32kHzSpeedModeSet Function Specifications

Format	int32_t R_SYS_32kHzSpeedModeSet(void)
Description	Sets the power control mode to subosc-speed mode.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-



Figure 4-7 R_SYS_32kHzSpeedModeSet Function Processing Flow

4.3.7 R SYS SpeedModeGet Function

Table 4-16 R_SYS_SpeedModeGet Function Specifications

Format	e_system_speed_mode_t R_SYS_SpeedModeGet(void)
Description	Obtains the current power control mode.
Argument	None
Return	Boost (0)
value	High-speed (1)
	Low-speed (2)
	32kHz-speed (3)
Remarks	-




Figure 4.8 R_SYS_SpeedModeGet Function Processing Flow

4.3.8 R_SYS_SystemClockHOCOSet Function

Table 4-17 R_SYS_SystemClockHOCOSet Function Specifications

Format	int32_t R_SYS_SystemClockHOCOSet(void)
Description	Specifies the high-speed on-chip oscillator for the system clock source. When the operating frequency is higher than 32 MHz, the wait cycle in flash memory access is set to one cycle. When the operating frequency is 32 MHz or lower, the wait cycle count for the flash memory is set to zero cycles.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.9 R_SYS_SystemClockHOCOSet Function Processing Flow (1/2)




Figure 4.10 R_SYS_SystemClockHOCOSet Function Processing Flow (2/2)

4.3.9 R SYS SystemClockMOCOSet Function

Table 4-18 R_SYS_SystemClockMOCOSet Function Specifications

Format	int32_t R_SYS_SystemClockMOCOSet(void)
Description	Specifies the middle-speed on-chip oscillator for the system clock source.
	The flash memory wait state count is set to zero cycles.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	_




Figure 4.11 R_SYS_SystemClockMOCOSet Function Processing Flow

4.3.10 R SYS SystemClockLOCOSet Function

Table 4-19 R_SYS_SystemClockLOCOSet Function Specifications

Format	int32_t R_SYS_SystemClockLOCOSet(void)
Description	Specifies the low-speed on-chip oscillator for the system clock source.
	The flash memory wait state count is set to zero cycles.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.12 R_SYS_SystemClockLOCOSet Function Processing Flow

4.3.11 R_SYS_SystemClockMOSCSet Function

Table 4-20 R_SYS_SystemClockMOSCSet Function Specifications

Format	int32_t R_SYS_SystemClockMOSCSet(void)
Description	Specifies the main clock oscillator for the system clock source.
	The flash memory wait cycle count is set to zero cycles.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.13 R_SYS_SystemClockMOSCSet Function Processing Flow

4.3.12 R SYS SystemClockSOSCSet Function

Table 4-21 R_SYS_SystemClockSOSCSet Function Specifications

Format	int32_t R_SYS_SystemClockSOSCSet(void)
Description	Specifies the sub-clock oscillator for the system clock source.
	The flash memory wait cycle count is set to zero cycles.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.14 R_SYS_SystemClockSOSCSet Function Processing Flow

4.3.13 R_SYS_SystemClockPLLSet Function

Table 4-22 R_SYS_SystemClockPLLSet Function Specifications

Format	int32_t R_SYS_SystemClockPLLSet(void)
Description	Specifies the PLL circuit for the system clock source. When the operating frequency is higher than 32 MHz, the wait cycle in flash memory access is set to one cycle. When the operating frequency is 32 MHz or lower, the flash memory wait
Argument	cycle count is set to zero cycles. None
Return	Normal (0)
value	Abnormal (-1)
Remarks	_




Figure 4.15 R_SYS_SystemClockPLLSet Function Processing Flow (1/2)




Figure 4.16 R_SYS_SystemClockPLLSet Function Processing Flow (2/2)

4.3.14 R SYS SystemClockFreqGet Function

Table 4-23 R_SYS_SystemClockFreqGet Function Specifications

Format	int32_t R_SYS_SystemClockFreqGet(uint32_t * p_freq_hz)
Description	Obtains the frequency of the system clock (ICLK) and peripheral module clock (PCLKA).
Argument	uint32_t * p_freq_hz [Input]: Specifies the location for storing the obtained frequency.
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.17 R_SYS_SystemClockFreqGet Function Processing Flow (1/2)




Figure 4.18 R_SYS_SystemClockFreqGet Function Processing Flow (2/2)

4.3.15 R SYS PeripheralClockFreqGet Function

Table 4-24 R_SYS_PeripheralClockFreqGet Function Specifications

Format	int32_t R_SYS_PeripheralClockFreqGet(uint32_t * p_freq_hz)
Description	Obtains the frequency of the peripheral module clock B (PCLKB).
Argument	uint32_t * p_freq_hz [Input]: Specifies the location for storing the obtained frequency.
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.19 R_SYS_PeripheralClockFreqGet Function Processing Flow (1/2)




Figure 4.20 R_SYS_PeripheralClockFreqGet Function Processing Flow (2/2)

4.3.16 R_SYS_SystemClockDividerSet Function

Table 4-25 R_SYS_SystemClockDividerSet Function Specifications

Format	int32_t R_SYS_SystemClockDividerSet(e_system_sys_clock_div_t iclk_div, e_system_sys_clock_div_t pclkb_div)
Description	Specifies the frequency division values for the system clock (ICLK)/peripheral module clock A (PCLKA) and the peripheral module clock B (PCLKB).
Argument	e_system_sys_clock_div_t iclk_div [Input]: Specifies the frequency division value for the system clock (ICLK) and peripheral module clock A (PCLKA).
	e_system_sys_clock_div_t pclkb_div [Input]: Specifies the frequency division value for the peripheral module clock B (PCLKB).
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.21 R_SYS_SystemClockDividerSet Function Processing Flow (1/2)




Figure 4.22 R_SYS_SystemClockDividerSet Function Processing Flow (2/2)

4.3.17 R SYS MainOscSpeedClockStart Function

Table 4-26 R_SYS_MainOscSpeedClockStart Function Specifications

Format	void R_SYS_MainOscSpeedClockStart(void)
Description	Starts the operation of the main clock oscillator.
Argument	None
Return	None
value	
Remarks	




Figure 4.23 R_SYS_MainOscSpeedClockStart Function Processing Flow

4.3.18 R SYS MainOscSpeedClockStop Function

Table 4-27 R_SYS_MainOscSpeedClockStop Function Specifications

Format	int32_t R_SYS_MainOscSpeedClockStop(void)
Description	Stops the operation of the main clock oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.24 R_SYS_MainOscSpeedClockStop Function Processing Flow

4.3.19 R_SYS_HighSpeedClockStart Function

Table 4-28 R_SYS_HighSpeedClockStart Function Specifications

Format	int32_t R_SYS_HighSpeedClockStart(void)
Description	Starts the operation of the high-speed on-chip oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.25 R_SYS_HighSpeedClockStart Function Processing Flow

4.3.20 R SYS HighSpeedClockStop Function

Table 4-29 R_SYS_HighSpeedClockStop Function Specifications

Format	int32_t R_SYS_HighSpeedClockStop(void)
Description	Stops the operation of the high-speed on-chip oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.26 R_SYS_HighSpeedClockStop Function Processing Flow

4.3.21 R SYS MediumSpeedClockStart Function

Table 4-30 R_SYS_MediumSpeedClockStart Function Specifications

Format	int32_t R_SYS_MediumSpeedClockStart(void)
Description	Starts the operation of the middle-speed on-chip oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.27 R_SYS_MediumSpeedClockStart Function Processing Flow

4.3.22 R SYS MediumSpeedClockStop Function

Table 4-31 R_SYS_MediumSpeedClockStop Function Specifications

Format	int32_t R_SYS_MediumSpeedClockStop(void)
Description	Stops the operation of the middle-speed on-chip oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	_




Figure 4.28 R_SYS_MediumSpeedClockStop Function Processing Flow

4.3.23 R SYS LowSpeedClockStart Function

Table 4-32 R_SYS_LowSpeedClockStart Function Specifications

Format	void R_SYS_LowSpeedClockStart(void)
Description	Starts the operation of the low-speed on-chip oscillator.
Argument	None
Return	None
value	
Remarks	_




Figure 4.29 R_SYS_LowSpeedClockStart Function Processing Flow

4.3.24 R SYS LowSpeedClockStop Function

Table 4-33 R_SYS_LowSpeedClockStop Function Specifications

Format	int32_t R_SYS_LowSpeedClockStop(void)
Description	Stops the operation of the low-speed on-chip oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.30 R_SYS_LowSpeedClockStop Function Processing Flow

4.3.25 R SYS SubOscSpeedClockStart Function

Table 4-34 R_SYS_SubOscSpeedClockStart Function Specifications

Format	void R_SYS_SubOscSpeedClockStart(void)
Description	Starts the operation of the sub-clock oscillator.
Argument	None
Return	None
value	
Remarks	-




Figure 4.31 R_SYS_SubOscSpeedClockStart Function Processing Flow

4.3.26 R SYS SubOscSpeedClockStop Function

Table 4-35 R_SYS_SubOscSpeedClockStop Function Specifications

Format	int32_t R_SYS_SubOscSpeedClockStop(void)
Description	Stops the operation of the sub-clock oscillator.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.32 R_SYS_SubOscSpeedClockStop Function Processing Flow

4.3.27 R_SYS_PLLSpeedClockStart Function

Table 4-36 R_SYS_PLLSpeedClockStart Function Specifications

Format	int32_t R_SYS_PLLSpeedClockStart(void)
Description	Starts the operation of the PLL circuit.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.33 R_SYS_PLLSpeedClockStart Function Processing Flow

4.3.28 R SYS PLLSpeedClockStop Function

Table 4-37 R_SYS_PLLSpeedClockStop Function

Format	int32_t R_SYS_PLLSpeedClockStop(void)
Description	Stops the operation of the PLL circuit.
Argument	None
Return	Normal (0)
value	Abnormal (-1)
Remarks	1




Figure 4.34 R_SYS_PLLSpeedClockStop Function Processing Flow

4.3.29 R_SYS_OscStabilizationFlagGet Function

Table 4-38 R_SYS_OscStabilizationFlagGet Function

Format	uint8_t R_SYS_OscStabilizationFlagGet(void)
Description	Obtains the value of the OSCSF register.
Argument	None
Return	uint8_t: Returns the value of the OSCSF register.
value	
Remarks	_




Figure 4.35 R_SYS_OscStabilizationFlagGet Function Processing Flow

4.3.30 R SYS IrqEventLinkSet Function

Table 4-39 R_SYS_IrqEventLinkSet Function Specifications

Format	int32_t R_SYS_IrqEventLinkSet(IRQn_Type irq, uint32_t iels_value, system_int_cb_t callback)
Description	Registers an interrupt handler as a callback function.
	This callback function is called from the interrupt handler of a specified IELx_IRQn number.
Argument	IRQn_Type irq [Input]: Specifies an event link number (0 to 31).
	uint32_t iels_value [Input]: Specifies a value of the event link signal to set in the
	IELSRn.IELS register.
	system_int_cb_t callback [Input]: Specifies a callback function.
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.36 R_SYS_IrqEventLinkSet Function Processing Flow

4.3.31 R SYS IrqStatusGet Function

Table 4-40 R_SYS_IrqStatusGet Function Specifications

Format	int32_t R_SYS_IrqStatusGet(IRQn_Type irq, uint8_t * p_ir)
Description	Obtains the status of the IR flag of a specified IELx_IRQn number.
Argument	IRQn_Type irq [Input]: Specifies an event link number (0 to 31).
	uint8_t * p_ir [Input]: Specifies the location for storing the obtained IR flag.
Return	Normal (0)
value	Abnormal (-1)
Remarks	




Figure 4.37 R_SYS_IrqStatusGet Function Processing Flow

4.3.32 R_SYS_IrqStatusClear Function

Table 4-41 R_SYS_IrqStatusClear Function Specifications

Format	int32_t R_SYS_IrqStatusClear(IRQn_Type irq)
Description	Clears the status of the IR flag of a specified IELx_IRQn number.
Argument	IRQn_Type irq [Input]: Specifies an event link number (0 to 31).
Return	Normal (0)
value	Abnormal (-1)
Remarks	-




Figure 4.38 R_SYS_IrqStatusClear Function Processing Flow

4.3.33 R SYS EnterCriticalSection Function

Table 4-42 R_SYS_EnterCriticalSection Function Specifications

Format	void R_SYS_EnterCriticalSection(void)
Description	Strts prohibiting interrupts
Argument	None
Return value	None
Remarks	_




Figure 4.39 R_SYS_EnterCriticalSection Function Processing Flow

4.3.34 R_SYS_ExitCriticalSection Function

Table 4-43 R_SYS_ExitCriticalSection Function Specifications

Format	void R_SYS_ExitCriticalSection(void)
Description	Stops prohibiting interrupts
Argument	None
Return	None
value	
Remarks	




Figure 4.40 R_SYS_ExitCriticalSection Function Processing Flow

4.3.35 R SYS ResourceLock Function

Table 4-44 R_SYS_ResourceLock Function Specifications

Format	int32_t R_SYS_ResourceLock(e_system_mcu_lock_t hw_index)
Description	Locks a hardware resource.
Argument	e_system_mcu_lock_t hw_index [Input]: Specifies a hardware resource number.
Return	Lock succeeded (0)
value	Lock failed (-1)
Remarks	_




Figure 4.41 R_SYS_ResourceLock Function Processing Flow

4.3.36 R_SYS_ResourceUnlock Function

Table 4-45 R_SYS_ResourceUnlock Function Specifications

Format	void R_SYS_ResourceUnlock(e_system_mcu_lock_t hw_index)
Description	Unlocks a hardware resource.
Argument	e_system_mcu_lock_t hw_index [Input]: Specifies a hardware resource number.
Return	None
value	
Remarks	_




Figure 4.42 R_SYS_ResourceUnlock Function Processing Flow

4.3.37 R SYS RegisterProtectEnable Function

Table 4-46 R_SYS_RegisterProtectEnable Function Specifications

Format	void R_SYS_RegisterProtectEnable(e_system_reg_protect_t regs_to_protect)
Description	Enables register protection.
Argument	e_system_reg_protect_t regs_to_protect [Input]: Specifies a register protection number.
Return	None
value	
Remarks	_




Figure 4.43 R_SYS_RegisterProtectEnable Function Processing Flow

4.3.38 R_SYS_RegisterProtectDisable Function

Table 4-47 R_SYS_RegisterProtectDisable Function Specifications

Format	void R_SYS_RegisterProtectDisable(e_system_reg_protect_t regs_to_unprotect)
Description	Disables register protection.
Argument	e_system_reg_protect_t regs_to_unprotect [Input]: Specifies a register protection number.
Return	None
value	
Remarks	_




Figure 4.44 R_SYS_RegisterProtectDisable Function Processing Flow

4.3.39 R_SYS_SoftwareDelay Function

Table 4-48 R_SYS_SoftwareDelay Function Specifications

Format	void R_SYS_SoftwareDelay(uint32_t delay, e_system_delay_units_t units)
Description	Generates a software delay of the specified number of milliseconds or microseconds.
Argument	uint32_t delay [Input]: Specifies a delay time.
	e_system_delay_units_t units [Input]: Specifies the unit (milliseconds or microseconds) of the delay time.
Return value	None
Remarks	-




Figure 4.45 R_SYS_SoftwareDelay Function Processing Flow (1/2)




Figure 4.46 R_SYS_SoftwareDelay Function Processing Flow (2/2)

4.3.40 R_SYS_GetVersion Function

Table 4-49 R_SYS_GetVersion Function Specifications

Format	uint32_t R_SYS_GetVersion(void)
Description	Obtains the version of the R_SYSTEM driver.
Argument	None
Return value	Obtained version of the R_SYSTEM driver
Remarks	_




Figure 4.47 R_SYS_GetVersion Function Processing Flow

4.3.41 r_sys_BoostFlagGet Function

Table 4-50 r_sys_BoostFlagGet Function Specifications

Format	int32_t r_sys_BoostFlagGet(bool * boost_flg)
Description	Obtains the flag indicating the occurrence of a transition to boost mode.
Argument	bool * boost_flg [Input]: Specifies the location for storing the obtained flag indicating a transition to boost mode.
Return value	Normal end (0)
Remarks	boost_flg == true: Transition to boost mode occurred.
	boost_flg == false: Transition to boost mode has not occurred.




Figure 4.48 r_sys_BoostFlagGet Function Processing Flow

4.3.42 r_sys_BoostFlagSet Function

Table 4-51 r_sys_BoostFlagSet Function Specifications

Format	int32_t r_sys_BoostFlagSet(void)
Description	Sets the flag indicating the occurrence of a transition to boost mode.
Argument	None
Return	Normal end (0)
value	
Remarks	




Figure 4.49 r_sys_BoostFlagSet Function Processing Flow

4.3.43 r sys BoostFlagClr Function

Table 4-52 r_sys_BoostFlagClr Function Specifications

Format	int32_t r_sys_BoostFlagClr(void)
Description	Clears the flag indicating the occurrence of a transition to boost mode.
Argument	None
Return	Normal end (0)
value	
Remarks	_




Figure 4.50 r_sys_BoostFlagClr Function Processing Flow

4.3.44 r_system_wdt_refresh Function

Table 4-53 r_system_wdt_refresh Function Specifications

書式	void r_system_wdt_refresh (void)
仕様説明	Refresh the down-counter of WDT.
引数	None
戻り値	None
備考	This function is implemented as a WEAK function in the R_SYSTEM Driver. Implementing a non-weak function with the same name will disable the corresponding function in R_SYSTEM driver.




図 4.51 r_system_wdt_refresh Function Processing Flow

4.3.45 IELn_IRQHandler Function (n = 0 to 31)

Table 4-54 IELn_IRQHandler Function Specifications

Format	void IELn_IRQHandler(void)
Description	Executes the IRQ interrupt handler defined by the event link.
Argument	None
Return	None
value	
Remarks	-




Figure 4.52 IELn_IRQHandler Function Processing Flow

4.3.46 R_NVIC_EnableIRQ Function

Table 4-55 R_NVIC_EnableIRQ Function Specifications

Format	STATIC_FORCEINLINE void R_NVIC_EnableIRQ(IRQn_Type IRQn)
Description	Enables the interrupt corresponding to an IRQ number of the NVIC defined in Cortex-M0+.
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).
Return	None
value	
Remarks	The interrupt is enabled by this function executed via RAM. (The code is to be expanded
	inline.)




Figure 4.53 R_NVIC_EnableIRQ Function Processing Flow

4.3.47 R_NVIC_GetEnableIRQ Function

Table 4-56 R_NVIC_GetEnableIRQ Function Specifications

Format	STATIC_FORCEINLINE uint32_t R_NVIC_GetEnableIRQ(IRQn_Type IRQn)			
Description	Obtains the interrupt setting corresponding to an IRQ number of the NVIC defined in Cortex-			
	M0+.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).			
Return Disabled (0)				
value	Enabled (1)			
Remarks	The interrupt setting is obtained by this function executed via RAM. (The code is to be expanded inline.)			




Figure 4.54 R_NVIC_GetEnableIRQ Function Processing Flow

4.3.48 R_NVIC_DisableIRQ Function

Table 4-57 R_NVIC_DisableIRQ Function Specifications

Format	STATIC_FORCEINLINE void R_NVIC_DisableIRQ(IRQn_Type IRQn)			
Description	Disables the interrupt corresponding to an IRQ number of the NVIC defined in Cortex-M0+.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).			
Return	None			
value				
Remarks	The interrupt is disabled by this function executed via RAM. (The code is to be expanded			
	inline.)			




Figure 4.55 R_NVIC_DisableIRQ Function Processing Flow

4.3.49 R_NVIC_GetPendingIRQ Function

Table 4-58 R_NVIC_GetPendingIRQ Function Specifications

Format	STATIC_FORCEINLINE uint32_t R_NVIC_GetPendingIRQ(IRQn_Type IRQn)			
Description	Obtains the pending state of the interrupt corresponding to an IRQ number of the NVIC defined in Cortex-M0+.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).			
Return	No interrupt pending (0)			
value	Interrupt pending (1)			
Remarks	The interrupt pending state is obtained by this function executed via RAM. (The code is to be expanded inline.)			




Figure 4.56 R_NVIC_GetPendingIRQ Function Processing Flow

4.3.50 R_NVIC_SetPendingIRQ Function

Table 4-59 R_NVIC_SetPendingIRQ Function Specifications

Format	STATIC_FORCEINLINE void R_NVIC_SetPendingIRQ(IRQn_Type IRQn)			
Description	Places the interrupt corresponding to an IRQ number of the NVIC defined in Cortex-M0+ to			
	the pending state.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).			
Return	None			
value				
Remarks	The interrupt is placed in the pending state by this function executed via RAM. (The code is			
	to be expanded inline.)			




Figure 4.57 R_NVIC_SetPendingIRQ Function Processing Flow

4.3.51 R_NVIC_ClearPendingIRQ Function

Table 4-60 R_NVIC_ClearPendingIRQ Function Specifications

Format	STATIC_FORCEINLINE void R_NVIC_ClearPendingIRQ(IRQn_Type IRQn)			
Description	Releases the interrupt corresponding to an IRQ number of the NVIC defined in Cortex-M0+			
	from the pending state.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).			
Return	None			
value				
Remarks	The interrupt is released from the pending state by this function executed via RAM. (The code is to be expanded inline.)			




Figure 4.58 R_NVIC_ClearPendingIRQ Function Processing Flow

4.3.52 R_NVIC_SetPriority Function

Table 4-61 R_NVIC_SetPriority Function Specifications

Format	STATIC_FORCEINLINE void R_NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)			
Description	Specifies the priority of the interrupt or priority of System Handler corresponding to an IRQ number of the NVIC defined in Cortex-M0+.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number. uint32_t priority [Input]: Specifies the priority of the interrupt.			
Return value	None			
Remarks	The priority of the interrupt is specified by this function executed via RAM. (The code is to be expanded inline.) The smaller the value, the higher the priority of the interrupt.			




Figure 4.59 R_NVIC_SetPriority Function Processing Flow

4.3.53 R_NVIC_GetPriority Function

Table 4-62 R_NVIC_GetPriority Function Specifications

Format	STATIC_FORCEINLINE uint32_t R_NVIC_GetPriority(IRQn_Type IRQn)			
Description	Obtains the priority of the interrupt or priority of System Handler corresponding to an IRQ number of the NVIC defined in Cortex-M0+.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number.			
Return value	Priority of interrupt			
Remarks	The priority of the interrupt is obtained by this function executed via RAM. (The code is to be expanded inline) The smaller the value, the higher the priority of the interrupt.			




Figure 4.60 R_NVIC_GetPriority Function Processing Flow

4.3.54 R_NVIC_SetVector Function

Table 4-63 R_NVIC_SetVector Function Specifications

Format	STATIC_FORCEINLINE void R_NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)			
Description	Specifies the offset address of the vector table from the base address.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31). uint32_t vector [Input]: Specifies an offset address.			
Return value	None			
Remarks	The offset address is specified by this function executed via RAM. (The code is to be expanded inline.)			




Figure 4.61 R_NVIC_SetVector Function Processing Flow

4.3.55 R_NVIC_GetVector Function

Table 4-64 R_NVIC_GetVector Function Specifications

Format	STATIC_FORCEINLINE uint32_t R_NVIC_GetVector(IRQn_Type IRQn)			
Description	Obtains the offset address of the vector table from the base address.			
Argument	IRQn_Type IRQn [Input]: Specifies an IRQ number (0 to 31).			
Return	Offset address			
value				
Remarks	The offset address is obtained by this function executed via RAM. (The code is to be expanded inline)			




Figure 4.62 R_NVIC_GetVector Function Processing Flow

4.3.56 R_NVIC_SystemReset Function

R_NVIC_SystemReset Function Specifications Table 4-65

Format	STATIC_FORCEINLINE void R_NVIC_SystemReset(void)			
Description	Requests a system-level reset.			
Argument	None			
Return	None			
value				
Remarks	A reset is requested by this function executed via RAM.			




Figure 4.63 R_NVIC_SystemReset Function Processing Flow

RENESAS

Website and Support

Renesas Electronics Website http://www.renesas.com/

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.

Revision History

		Description		
Rev.	Date	Page	Summary	
0.72	July 1, 2019	_	First edition issued	
1.00	August. 9, 2019	_	Update to support R_SYSTEM version 1.00	
	,		Renamed document title and file to correspond to the official	
			series name.	
			Change series and group names in the document.	
		3	Added Startup Guide to Development Using CMSIS Package	
			to list of related document.	
		4	Modefied the File Structure of R SYSTEM Driver in RE 1.5	
		~	MB CMSIS Driver Package.	
		20	Modified the R_SYS_HighSpeedModeSet Function	
		20	Processing Flow.	
		25	Modified the R SYS 32kHzSpeedModeSet Function	
		23	Processing Flow.	
		53	Modified the R_SYS_SubOscSpeedClockStart Function	
		55	Processing Flow.	
		54	Modified the R SYS SubOscSpeedClockStop Function	
		54	Processing Flow.	
		60	-	
1.40	M 40, 0000	68	Added the r_system_wdt_refresh Function.	
1.10	Mar. 12. 2020	19	Modified the R_SYS_BoostSpeedModeSet Function	
		04 00	Processing Flow.	
		21 - 22	Modified the R_SYS_ HighSpeedModeSet Function	
			Processing Flow.	
		24	Modified the R_SYS_ LowSpeedModeSet Function	
			Processing Flow.	
		26	Modified the R_SYS_ 32kHzSpeedModeSet Function	
			Processing Flow.	
		45	Modified the R_SYS_MainOscSpeedClockStart Function	
			Processing Flow	
		46	Modified the R_SYS_MainOscSpeedClockStop Function	
			Processing Flow.	
		48	Modified the R_SYS_HighSpeedClockStart Function	
			Processing Flow	
		49	Modified the R_SYS_HighSpeedClockStop Function	
			Processing Flow.	
		50	Modified the R_SYS_MediumSpeedClockStart Function	
			Processing Flow	
		51	Modified the R_SYS_MediumSpeedClockStop Function	
			Processing Flow.	
		52	Modified the R_SYS_LowSpeedClockStart Function	
			Processing Flow	
		53	Modified the R_SYS_LowSpeedClockStop Function	
			Processing Flow.	
		54	Modified the R_SYS_SubOscSpeedClockStart Function	
			Processing Flow	
		55	Modified the R_SYS_SubOscSpeedClockStop Function	
			Processing Flow.	
		57	Modified the R SYS PLLSpeedClockStart Function	
			Processing Flow	
		58	Modified the R SYS PLLSpeedClockStop Function	
			Processing Flow.	
1.20	Aug. 17, 2020	54	Modified the R SYS SubOscSpeedClockStart Function	
0	7.5g. 11, 2020	l	Processing Flow	

1.30	May. 12, 2021	78	Modified the R_NVIC_SetPriority Function Specifications and Processing Flow
		79	Modified the R_NVIC_GetPriority Function Specifications and
			Processing Flow

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and
 application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or
 system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software,
 or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other
 intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including
 but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.