

## FDN338P



### P-Channel Logic Level Enhancement Mode Field Effect Transistor

#### General Description

SuperSOT™-3 P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

#### Features

- -1.6 A, -20 V,  $R_{DS(ON)} = 0.13 \Omega$  @  $V_{GS} = -4.5$  V  
 $R_{DS(ON)} = 0.18 \Omega$  @  $V_{GS} = -2.5$  V.
- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT™-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.



#### Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDN338P	Units
$V_{DSS}$	Drain-Source Voltage	-20	V
$V_{GSS}$	Gate-Source Voltage - Continuous	$\pm 8$	V
$I_D$	Drain/Output Current - Continuous - Pulsed	-1.6	A
		-5	
$P_D$	Maximum Power Dissipation (Note 1a) (Note 1b)	0.5	W
		0.46	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	$^\circ\text{C/W}$

## Electrical Characteristics (T<sub>A</sub> = 25 °C unless otherwise noted )

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-20			V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = -250 μA, Referenced to 25 °C		-28		mV/ °C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V			-1	μA
		T <sub>J</sub> = 55°C			-10	μA
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -8 V, V <sub>DS</sub> = 0 V			-100	nA
<b>ON CHARACTERISTICS</b> (Note)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-0.4	-0.6	-1	V
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Temp. Coefficient	I <sub>D</sub> = -250 μA, Referenced to 25 °C		2		mV/ °C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -1.6 A		0.115	0.13	Ω
		T <sub>J</sub> = 125°C		0.16	0.22	
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -1.3 A		0.155	0.18	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V	-2.5			A
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -1.6 A		3		S
<b>DYNAMIC CHARACTERISTICS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		405		pF
C <sub>oss</sub>	Output Capacitance			170		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			45		pF
<b>SWITCHING CHARACTERISTICS</b> (Note)						
t <sub>D(on)</sub>	Turn - On Delay Time	V <sub>DD</sub> = -5 V, I <sub>D</sub> = -1 A, V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 6 Ω		6.5	13	ns
t <sub>r</sub>	Turn - On Rise Time			20	35	ns
t <sub>D(off)</sub>	Turn - Off Delay Time			31	50	ns
t <sub>f</sub>	Turn - Off Fall Time			21	35	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -1.6 A, V <sub>GS</sub> = -4.5 V		6	8.5	nC
Q <sub>gs</sub>	Gate-Source Charge			0.8		nC
Q <sub>gd</sub>	Gate-Drain Charge			1.3		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current				-0.42	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.42 A (Note)		-0.7	-1.2	V

Note:

1. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.

Typical R<sub>θJA</sub> using the board layouts shown below on FR-4 PCB in a still air environment :



a. 250°C/W when mounted on  
0.02 in<sup>2</sup> pad of 2oz Cu.

a



b. 270°C/W when mounted on  
a 0.001 in<sup>2</sup> pad of 2oz Cu.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.

## Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6 . Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Electrical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)