

RTL Operation Sequence by Team 15:

**Cycle 1:**  $DR \leftarrow M[AR]$ ,  $S2S1S0=110$ , set load\_DR = 1, set enable read pin=1

**Cycle 2:**  $AR \leftarrow AR+1$ , set load\_AR=1

**Cycle 3:**  $AR \leftarrow AR+1$ , set load\_AR=1

**Cycle 4:**  $AR \leftarrow AR+1$ , set load\_AR=1

**Cycle 5:**  $AC \leftarrow M[AR]$ , read pin=1, set load AC=1,  $S2S1S0=110$ ,  $C3C2C1C0=0010$

**Cycle 6:**  $AC \leftarrow \text{Complement}(AC)$ ,  $C3C2C1C0=0110$ , set load\_AC = 1

**Cycle 7:**  $AC \leftarrow AC+1$

**Cycle 8:**  $AC \leftarrow AC*DR$ ,  $AR \leftarrow AR+1$ ,  $C3C2C1C0=1000$ , set load\_AC ,AR=1

**Cycle 9:**  $M[AR] \leftarrow AC$ ,  $S2S1S0=011$  (AC to bus), enable write pin=1