

# OEM PRODUCT DESIGN GUIDE NVIDIA Jetson TX2/TX2i

#### **Abstract**

This document contains recommendations and guidelines for Engineers to follow to create a product that is optimized to achieve the best performance from the common interfaces supported by the NVIDIA<sup>®</sup> Jetson<sup>TM</sup> TX2/TX2i Systemon-Module (SOM).

This document provides detailed information on the capabilities of the hardware module, which may differ from supported configurations by provided software. Refer to software release documentation for information on supported capabilities.

Notes: Jetson TX2 & Jetson TX2i modules utilize Tegra X2 which is a Parker series SoC.



# Document Change History

Date	Description						
MAY, 2017	Initial Release						
SEP, 2017	Power						
	- Added pull-up mention for CARRIER_PWR_ON and updated for RESET_OUT# & SLEEP# in Power & System Pin Descriptions (Table 5 & Table 90 in Appendix)						
	Updated Power Block diagram to show pull-ups on CARRIER_PWR_ON, POWER_BTN# & SLEEP# and added Auto-power-on block & pull-up for CHARGER_PRSNT#						
	- Added Deep Sleep (SC7) sequence						
	USB 3.0						
	- Added Electrical Spec section - Updated impedance						
	Added Trace Spacing for TX/RX non-interleaving section						
	PCIe						
	<ul> <li>Remov ed note under routing guidelines table related to max trace length as this was intended for chi-down designs, not module based designs.</li> </ul>						
	PCIe/SATA/HDMI						
	Removed min spacing between turn requirement from Serpentine section     DSI/CSI guidelines						
	<ul> <li>Updated max frequency to include separate max speeds for DSI &amp; CSI</li> <li>Updated reference plane</li> </ul>						
	- Updated breakout impedance						
	<ul> <li>Updated main impedance</li> <li>Updated max trace delay to include different lengths for 1.0, 1.5 &amp; 2.5 Gbps</li> </ul>						
	HDMI						
	- Added pre HDMI 1.4b max length/delay requirements						
	I2C						
	- Updated notes under I2C signal Connections table to use E_IO_HV, not E_OD_HV.  UART						
	- Updated UART Connections figure to add strapping information and added caution note below figure <b>Debug</b>						
	- Removed external pull-up on JTAG_GP0 (JTAG_TRST_N) Strapping						
	- Updated figure, table & notes to remove mention of RAM_CODE[3:2] straps.  Pads						
	<ul> <li>Updated Schmitt Trigger Usage section to add caution when considering changing settings</li> <li>Checklist</li> </ul>						
	<ul> <li>Corrected on-module termination for CHARGER_PRSNT# &amp; added RESET_OUT#</li> <li>Added check for using pins associated with Tegra straps</li> </ul>						
FEB, 2018	General						
	- Updated to include Jetson TX2i where appropriate						
	- Added SDIO pins which are supported by TX2i						
	Updated text/figures to indicate WLAN/BT available on TX2 only  Power						
	- Added separate VDD_IN voltage range for TX2i						
	- Added note under "Main Power Source/Supply Connections" figure that ground must make contact before						
	power when apply ing main power supply.						
	- Updated power section to include differences for TX2i						
	- Added separate Auto-Power-On support sections for TX2 & TX2i  USB/PCIe/SATA						
	- Swapped order of lane mapping tables to have the "compatible" table first & modified text/notes to match  HDMI						
	<ul> <li>Updated HDMl connection figure to have correct lane connections in connector block</li> <li>Added notes/table entries indicating only a single CEC controller is available</li> </ul>						
	Audio  Added DMIC quidelines						
	- Added DMIC guidelines Strapping						
	- Updated note #6 below strapping table						
JUN, 2018	General						
. ,	- Removed Jetson TX1 mention in document except note in USB, PCIe & SATA section refering to the Jetson TX1/TX2 Comparison & Migration AN for differences in lane mapping support.						
	Abstract						



Date	Description
	Added paragraph related to potential differences between hardware capabilities and support in released software.
	References
	- Added Jetson TX2/TX2i & Jetson TX1/TX2 Comparison & Migration App Notes.  Power
	<ul> <li>Updated to to add separate Power-Up sequence figures and timing tables for Power-button cases &amp; Autopower-on cases &amp; note on differences between TX2i in P2597_B04 v s C02.</li> <li>Updated Auto-power-on section to remove alternate external solutions (kept mechanisms built-in to TX2 &amp; TX2i modules).</li> </ul>
	USB 3.0
	<ul> <li>Added USB 2.0/3.0 dual-rolw (host/device) connection example.</li> <li>Updated Insertion Loss &amp; max trace length guidelines to include device mode.</li> <li>Updated minimum AC cap value.</li> </ul>
	Ethernet
	- Updated Magnetics connections figure to show individual caps to GND on CT inputs of magnetics device.  HDMI/DP
	<ul> <li>Updated eDP/DP connection example figure to show only Tegra &amp; Module pin names in Tegra block.</li> <li>Updated HDMI connection example figure to correctly align CLK/Data from Tegra to Connector &amp; to show only Tegra &amp; Module pin names in Tegra block.</li> </ul>
	- Updated intro paragraph to indicate 3 quad or 6 dual lane cameras possible & added reference to configuration table - CSI - Updated intro paragraph to indicate 3 quad or 6 dual lane cameras possible & added reference to
	WLAN/BT
	<ul> <li>Updated Mating Antenna connector requirement to include both I-PEX &amp; Hirose options.</li> <li>Strapping</li> </ul>
	<ul> <li>Updated Power-on Strapping Breakdown table to show pull-up on module for Tegra RAM_CODE pins may be present or not installed.</li> </ul>
	Pads
	<ul> <li>Updated "Module Pins Pulled High on the Module Prior to CARRIER_PWR_ON Active" table to correct pull- up on module for RESET_OUT# pin.</li> </ul>



# **Table of Contents**

1.0 INTRODUCTION	6
1.1 References	6
1.2 Abbreviations and Definitions	
2.0 JET SON TX2/TX2I	7
2.1 Overview	
3.0 POWER	
3.1 Supply Allocation	
3.2 Main Power Sources/Supplies	
3.3 Power Sequencing	
3.4 Power Discharge	
3.5 Module Power-on Type Detection & Control	
3.6 Power & Voltage Monitoring	
3.7 Deep Sleep (SC7)	18
3.8 Optional Auto-Power-On Support	19
4.0 GENERAL ROUTING GUIDELINES	21
5.0 USB, PCIE & SATA	23
5.1 USB	25
5.2 PC le	
5.3 SATA	33
6.0 GIGABIT ETHERNET	36
7.0 DISPLAY	38
7.1 MIPI DSI	38
7.2 eDP / DP / HDMI	
8.0 MIPI CSI (VIDEO INPUT)	51
9.0 SDIO/SDCARD/EMMC	55
9.1 SD Card	55
10.0 AUDIO	
11.0 WLAN/ BT (INTEGRATED) – JETSON TX2 ONLY	
12.0 MISCELLANEOUS INTERFACES	
12.1 I2C	
12.1 I2C	
12.3 UA RT	
12.4 Fan	
12.5 CAN	
12.6 Debug	
12.7 Strapping Pins	
13.0 PADS	75



#### **DVIDIA**

13.1 MPIO Pad Behavior when Associated Power Rail is Enabled	75
13.2 Internal Pull-ups for CZ Type Pins at Power-on	75
13.3 Schmitt Trigger Usage	75
13.4 Pins Pulled/Driven High During Power-on	75
13.5 Pad Drive Strength	76
14.0 UNUSED INTERFACETERMINATIONS	77
14.1 Unused MPIO Interfaces	77
14.2 Unused SFIO Interface Pins	77
15.0 DESIGN CHECKLIST	78
16.0 APPENDIX A: GENERAL LAYOUT GUIDELINES	86
16.1 Overview	86
16.2 Via Guidelines	86
16.3 Connecting Vias	87
16.4 Trace Guidelines	87
17.0 APPENDIX B: STACK-UPS	88
17.1 Reference Design Stack-Ups	89
18.0 APPENDIX C: TRANSMISSION LINE PRIMER	90
18.1 Background	90
18.2 Physical Transmission Line Types	90
18.3 Driver Characteristics	91
18.4 Receiver Characteristics	
18.5 Transmission Lines & Reference Planes	91
19.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY	94
20.0 APPENDIX E: JETSON TX2/TX2I PIN DESCRIPTIONS	95



# 1.1 References

Refer to the documents or models listed in Table 1 for more information. Use the latest revision of all documents at all times.

Table 1. List of Related Documents

Document
Jetson TX2/TX2i Module Data Sheet
Parker Series SoC Technical Reference Manual
Jetson TX1/TX2 Developer Kit Carrier Board Specification
Jetson TX2i Module Pinmux
Jetson TX2 and Jetson TX2i Comparison and Migration Application Note
Jetson TX1 and Jetson TX2 Comparison and Migration Application Note
Jetson TX2i Thermal Design Guide
Jetson TX2 Developer Kit Carrier Board Design Files (P2597_B04)
Jetson TX2 Developer Kit Carrier Board BOM (P2597_B04)
Jetson Developer Kit Camera Module Design Files
Jetson TX1/TX2/TX2i Supported Component List

# 1.2 Abbreviations and Definitions

Table 2 lists abbreviations that may be used throughout this document and their definitions.

Table 2. Abbreviations and Definitions

Abbreviation	Definition			
BT	Bluetooth			
CEC	Consumer Electronic Control			
CAN	Controller Area Network			
DP	Display Port			
eDP	Embedded Display Port			
eMMC	Embedded MMC			
GPS	Global Positioning System			
HDMI	High Definition Multimedia Interface			
I2C	Inter IC			
12S	Inter IC Sound Interface			
LCD	Liquid Crystal Display			
LDO	Low Dropout (voltage regulator)			
LPDDR4	Low Power Double Data Rate DRAM, Fourth-generation			
PCIe (PEX)	Peripheral Component Interconnect Express interface			
PCM	Pulse Code Modulation			
PHY	Physical Interface (i.e. USB PHY)			
PMC	Power Management Controller			
PMIC	Power Management IC			
RF	Radio Frequency			
RTC	Real Time Clock			
SATA	Serial "AT" Attachment interface			
SDIO	Secure Digital I/O Interface			
SPI	Serial Peripheral Interface			
UART	Universal Asynchronous Receiver-Transmitter			
USB	Universal Serial Bus			
WLAN	Wireless Local Area Network			



# 2.0 JETSON TX2/TX2i

#### 2.1 Overview

The Jetson TX2/TX2i module resides at the center of the embedded system solution and includes:

- 1. Power (PMIC/Regulators, etc.)
- 3. DRAM (LPDDR4)
- 5. eMMC

- 2. Ethernet PHY
- 4. Power & Voltage Monitors
- 6. Thermal Sensor

7. Connects to WLAN and Bluetooth enabled devices (TX2 only)

In addition, a range of interfaces are available at the main connector for use on the carrier board as shown in the following table.

Table 3. Jetson TX2/TX2i Interfaces

Catagory	Function	Catagory	Function
LICD	USB 2.0 (3x)	LAN	Gigabit Ethernet
USB	USB 3.0 (up to 3x) see note	CAN	2x
DCIa	Control [x3] (shared Wake)	I2C	8x
PCIe	PCIe (3 root ports - See note)	UART	5x
SATA	SATA & Device Sleep control	SPI	3x
Camera	CSI (6 x2 or 3 x4), Control, Clock	WLAN/BT/Modem	PEX/UART/I2S, Control/handshake (external only solution for TX2i)
Disalou	2x eDP/DP/HDMI	Touch	Touch Clock, Interrupt & Reset
Display	DSI (2 x4), Display/Backlight Control	Sensor	Control & Interrupt
Andia	I2S (4x), Control & Clock	Fan	FAN PWM & Tach Input
Audio	Digital Mic & Speaker	Debug	JTAG, UART
SD Card	SD Card or SDIO	System	Power Control, Reset, Alerts
SDIO	SD Card or SDIO (Jetson TX2i only)	Power	Main Input

Note: Some USB 3.0 or PCIe instances are shared. Refer to Chapter 5.0 USB, PCIe & SATA for details.

Table 4. Jetson TX2/TX2i Connector (8x50) Pin Out Matrix

Α	В	С	D	E	F	G	Н
1 VDD_IN	VDD_IN	VDD_IN	RSVD	FORCE_RECOV#	AUDIO_MCLK	I2SO_SDIN	I2SO_LRCLK
2 VDD_IN	VDD_IN	VDD_IN	RSVD	SLEEP#	GPIO19_AUD_RST	I2SO_CLK	I2S0_SDOUT
3 GND	GND	GND	RSVD	SPIO_CLK	SPIO_CSO#	GND	GPIO20_AUD_INT
4 GND	GND	GND	RSVD	SPI0_MISO	SPI0_MOSI	DSPK_OUT_CLK	DSPK_OUT_DAT
5 RSVD	RSVD	RSVD	UART7_RX	I2S3_SDIN	I2S3_LRCLK	I2S2_CLK	I2S2_LRCLK
6 I2C_PM_CLK	I2C_PM_DAT	I2C_CAM_CLK	I2C_CAM_DAT	I2S3_CLK	I2S3_SDOUT	I2S2_SDIN	I2S2_SDOUT
7 CHARGING#	CARRIER_STBY#	BATLOW#	GPIO5_CAM_FLASH_EN	CAM2_MCLK	GPIO1_CAM1_PWR#	GPIO4_CAM_STROBE	GPIO3_CAM1_RST#
8 GPIO14_AP_WAKE_M	DM VIN_PWR_BAD#	BATT_OC	UART7_TX	CAM_VSYNC	CAM1_MCLK	GPIO0_CAM0_PWR#	GPIO2_CAM0_RST#
9 GPIO15_AP2MDI READY	READY	WDT_TIME_OUT#	UART1_TX	UART1_RTS#	CAM0_MCLK	UART3_CTS#	UART3_RX
GPIO16_MDM_ WAKE_AP	GPIO18_MDM_COL DBOOT	I2C_GP2_DAT	UART1_RX	UART1_CTS#	GND	UART3_RTS#	UART3_TX
11 JTAG_GP1	JTAG_TCK	I2C_GP2_CLK	RSVD	RSVD	RSVD	UARTO_RTS#	UARTO_CTS#
12 JTAG_TMS	JTAG_TDI	I2C_GP3_CLK	RSVD	RSVD	RSVD	UARTO_RX	UARTO_TX
13 JTAG_TDO	JTAG_GP0	I2C_GP3_DAT	I2S1_LRCLK	RSVD	SPI1_MOSI	SPI1_CLK	GPIO8_ALS_PROX_IN
14 JTAG_RTCK	GND	I2S1_SDIN	I2S1_SDOUT	SPI1_CSO#	SPI1_MISO	GPIO9_MOTION_INT	SPI2_CLK
15 UART2 CTS#	UART2 RX	I2S1 CLK	I2C GPO DAT	I2C GPO CLK	GND	SPI2 MOSI	SPI2 MISO
16 UART2_RTS#	UART2_TX	FAN_PWM	AO_DMIC_IN_DAT	AO_DMIC_IN_CLK	SPI2_CS1#	SPI2_CSO#	SDCARD_PWR_EN
17 USBO EN OC#	FAN TACH	CAN1 STBY	CAN1 RX	RSVD	SDCARD CD#	GND	SDCARD D1
18 USB1_EN_OC#	RSVD	CAN1_TX	CANO_RX	CAN0_ERR	SDCARD_D3	SDCARD_CLK	SDCARD_D0
19 RSVD	GPIO11_AP_WAKE_BT	CAN1 ERR	CANO TX	GND	SDCARD D2	SDCARD CMD	GND
20 I2C GP1 DAT	GPIO10_WIFI_WAKE_AP	CAN_WAKE	GND	CSI5_D1-	SDCARD_WP	GND	CSI4_D1-
21   I2C_GP1_CLK	GPIO12_BT_EN	GND	CSI5_CLK-	CSI5_D1+	GND	CSI4_CLK-	CSI4_D1+
22 GPIO EXP1 INT	GPIO13_BT_WAKE_AP	CSI5 DO-	CSI5 CLK+	GND	CSI4 D0-	CSI4 CLK+	GND
23 GPIO EXPO INT	GPIO7 TOUCH RST	CSI5_D0+	GND	CSI3 D1-		GND	CSI2 D1-



	Α	В	С	D	Е	F	G	Н
24	LCD1_BKLT_PWM	TOUCH_CLK	GND	CSI3_CLK-	CSI3_D1+	GND	CSI2_CLK-	CSI2_D1+
25	LCD_TE	GPIO6_TOUCH_INT	CSI3_D0-	CSI3_CLK+	GND	CSI2_D0-	CSI2_CLK+	GND
26	GSYNC_HSYNC	LCD_VDD_EN	CSI3_D0+	GND	CSI1_D1-	CSI2_D0+	GND	CSIO_D1-
27	GSYNC_VSYNC	LCD0_BKLT_PWM	GND	CSI1_CLK-	CSI1_D1+	GND	CSIO_CLK-	CSIO_D1+
28	GND	LCD_BKLT_EN	CSI1_D0-	CSI1_CLK+	GND	CSIO_DO-	CSIO_CLK+	GND
29	SDIO_RST#	SDIO_CMD	CSI1_D0+	GND	DSI3_D1+	CSIO_DO+	GND	DSI2_D1+
30	SDIO_D3	SDIO_CLK	GND	DSI3_CLK+	DSI3_D1-	GND	DSI2_CLK+	DSI2_D1-
31	SDIO_D2	GND	DSI3_D0+	DSI3_CLK-	GND	DSI2_D0+	DSI2_CLK-	GND
32	SDIO_D1	SDIO_D0	DSI3_D0-	GND	DSI1_D1+	DSI2_D0-	GND	DSIO_D1+
33	DP1_HPD	HDMI_CEC	GND	DSI1_CLK+	DSI1_D1-	GND	DSIO_CLK+	DSIO_D1-
34	DP1_AUX_CH-	DP0_AUX_CH-	DSI1_D0+	DSI1_CLK-	GND	DSIO_DO+	DSIO_CLK-	GND
35	DP1_AUX_CH+	DP0_AUX_CH+	DSI1_D0-	GND	DP1_TX3-	DSIO_DO-	GND	DP0_TX3-
36	USB0_OTG_ID	DP0_HPD	GND	DP1_TX2-	DP1_TX3+	GND	DP0_TX2-	DP0_TX3+
37	GND	USB0_VBUS_DET	DP1_TX1-	DP1_TX2+	GND	DP0_TX1-	DP0_TX2+	GND
38	USB1_D+	GND	DP1_TX1+	GND	DP1_TX0-	DP0_TX1+	GND	DP0_TX0-
39	USB1_D-	USB0_D+	GND	PEX_RFU_TX+	DP1_TX0+	GND	PEX_RFU_RX+	DP0_TX0+
40	GND	USB0_D-	PEX2_TX+	PEX_RFU_TX-	GND	PEX2_RX+	PEX_RFU_RX-	GND
41	PEX2_REFCLK+	GND	PEX2_TX-	GND	PEX1_TX+	PEX2_RX-	GND	PEX1_RX+
42	PEX2_REFCLK-	USB2_D+	GND	USB_SS1_TX+	PEX1_TX-	GND	USB_SS1_RX+	PEX1_RX-
43	GND	USB2_D-	USB_SSO_TX+	USB_SS1_TX-	GND	USB_SSO_RX+	USB_SS1_RX-	GND
44	PEXO_REFCLK+	GND	USB_SSO_TX-	GND	PEXO_TX+	USB_SSO_RX-	GND	PEXO_RX+
45	PEXO_REFCLK-	PEX1_REFCLK+	GND	SATA_TX+	PEXO_TX-	GND	SATA_RX+	PEXO_RX-
46	RESET_OUT#	PEX1_REFCLK-	PEX2_CLKREQ#	SATA_TX-	GND	GBE_LINK1000#	SATA_RX-	GND
47	RESET_IN#	GND	PEX1_CLKREQ#	SATA_DEV_SLP	GBE_LINK_ACT#	GBE_MDI1+	GND	GBE_MDI3+
48	CARRIER_PWR_ON	SYS_WAKE#	PEX0_CLKREQ#	PEX_WAKE#	GBE_MDI0+	GBE_MDI1-	GBE_MDI2+	GBE_MDI3-
49	CHARGER_PRSNT#	MOD_PWR_CFG_ID	PEXO_RST#	PEX2_RST#	GBE_MDI0-	GND	GBE_MDI2-	GND
50	VDD RTC	POWER BTN#	RSVD	RSVD	PEX1 RST#	GBE LINK100#	GND	RSVD

Legend	Ground	Power	RSVD on Jetson TX2 (available on TX2i)	Reserved	Redefined for Jetson TX2i	
--------	--------	-------	--	----------	---------------------------	--

# Notes: 1.

- RSVD (Reserved) pins must be left unconnected. Signals starting with "GPIO\_" are standard GPIOs that have been assigned recommended usage. If the assigned usage is required in a design, it is recommended the matching GPIO be used. If the assigned usage is not required, the pins may be used as GPIOs for other purposes.



**Caution** 

Jetson TX2/TX2i is not hot-pluggable. Before installing or removing the module, the main power supply (to VDD\_IN pins) must be disconnected and adequate time (recommended > 1 minute) must be allowed for the various power rails to fully discharge.

Table 5. Jetson TX2/TX2i Power & System Pin Descriptions


Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
A1	VDD_IN					
A2	VDD_IN					F F1/ 40 C1/ (T/2)
B1	VDD_IN		Main power – Supplies PMIC & external supplies	Main DC input	lanut	5.5V-19.6V (TX2) 9.0V – 19.0V (TX2i) (See note 1)
B2	VDD_IN		Ivialii power – supplies Fiviic & external supplies	Main DC Input	Input	
C1	VDD_IN					
C2	VDD_IN					
C7	BATLOW#	(PMIC_GPIO6)	Battery Low (PMIC GPIO)		Input	CMOS-1.8V
A48	CARRIER_PWR_ON	-	Carrier Power On. Used as part of the power up sequence. The module asserts this signal when it is safe for the carrier board to power up. A $10k\Omega$ pull-up to VDD_3V3_SYS is present on the module.		Output	Open-Collector – 3.3V
В7	CARRIER_STBY#	SOC_PWR_REQ	Carrier Board Standby: The module drives this signal low when it is in the standby power state.	System	Output	CMOS – 1.8V
A49	CHARGER_PRSNT#	(PMIC ACOK)	Charger Present. Connected on module to PMIC ACOK through FET & $4.7 k\Omega$ resistor. PMIC ACOK has $100 k\Omega$ pull-up internally to MBATT (VDD_5V0_SYS). Can optionally be used to support auto-power-on where the module platform will power-on when the main power source is connected instead of waiting for a power button press.	System	Input	MBATT level – 5.0V (see note 2)
A7	CHARGING#	(PMIC GPIO5)	Charger Interrupt		Input	CMOS-1.8V
C16	FAN PWM	GPIO SEN6	Fan PWM		Output	CMOS – 1.8V
B17	FAN TACH	UART5 TX	Fan Tachometer	Fan	Input	CMOS – 1.8V
E1	FORCE RECOV#	GPIO SW1	Force Recovery strap pin		Input	CMOS – 1.8V
B50	POWER_BTN#	POWER_ON / (PMIC ENO)	Power Button. Used to initiate a system power-on. Connected to PMIC EN0 which has internal $10 \text{K}\Omega$ Pull-up to VDD_5V0_SYS. Also connected to Tegra POWER_ON pin through Diode with $100 \text{K}\Omega$ pull-up to VDD_1V8_AP near Tegra.		Input	CMOS – 5.0V (see note 2)
A47	RESET_IN#	(PMIC NRST_IO)	Reset In. System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to initiate full system reset (i.e. RESET button). A pullup is present on module.	System	Bidir	Open Drain, 1.8V
A46	RESET_OUT#	SYS_RESET_N	Reset Out. Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). An external $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode (PMIC side).		Bidir	CMOS – 1.8V
E2	SLEEP#	GPIO_SW2	Sleep Request to the module from the carrier board. An internal Tegra pull-up is present on the signal.	Sleep (VOL DOWN) button	Input	CMOS – 1.8V (see note 2)
В8	VIN_PWR_BAD#	-	VDD_IN Power Bad. Carrier board indication to the module that the VDD_IN power is not valid. Carrier board should deassert this (drive high) only when VDD_IN has reached its required voltage level and is stable. This prevents Tegra from powering up until the VDD_IN power is stable.	System	Input	CMOS – 5.0V
C9	WDT_TIME_OUT#	GPIO_SEN7	Watchdog Timeout		Input	CMOS-1.8V
A50	VDD_RTC	(PMIC BBATT)	Real-Time-Clock. Optionally used to provide back-up power for RTC. Connects to Lithium Cell or super capacitor on Carrier Board. PMIC is supply when charging cap or coin cell Super cap or coin cell is source when system is disconnected from power.	Battery Back-up using Super- capacitor	Bidir	1.65V-5.5V
C8	BATT_OC	BATT_OC	Battery Over-current (& Thermal) warning		Bidir	CMOS-1.8V
B48	SYS_WAKE#	POWER_ON	Power button & SC7 wake interrupt	Power/SC7 wake	Input	CMOS – 1.8V
B49	MOD_PWR_CFG_ID	-	Module power configuration identification. Tied to GND on Jetson TX2i. Floating on Jetson TX2. Determines the power-on mechanism used to support both Jetson TX2 & TX2i.	Module power configuration ID	Output	VDD_IN level



Note:

- 1. Power efficiency is higher when the input voltage is lower, such as 9V or 12V. At very low voltages (close to the 5.5V minimum [TX2 only], the power supported by some of the supplies may be reduced).
- 2. These pins are handled as Open-Drain on the carrier board.

Figure 1. Power Block Diagram



# 3.1 Supply Allocation

Table 6 Internal Power Subsystem Allocation

Power Rails	Usage	(V)	Power Supply	Source
VDD_5V0_SYS	Supplies various switchers & load switches that power	5.0	5V DC-DC	VDD_IN
	the various circuits & peripherals on the module			
VDD_CPU	Tegra MCPU/BCPU	1.0 (Var)	OpenVREG (uP1666QQKF)	VDD_5V0_SYS
VDD_GPU & VDD_SRAM	Tegra GPU & SRAM	1.0 (Var)	OpenVREG (uP1666QQKF)	VDD_5V0_SYS
VDD_SOC (CORE)	Tegra Core	1.0 (Var)	OpenVREG (uP1666QQKF)	VDD_5V0_SYS
VDD_DDR_1V1_PMIC	LPDDR4	1.125	PMIC Switcher SD0	VDD_5V0_SYS
AVDD_DSI_CSI_1V2	Source for some DSI/CSI blocks	1.2	PMIC Switcher SD1	VDD_5V0_SYS
VDD_1V8	Tegra, eMMC, WLAN	1.8	PMIC Switcher SD2	VDD_5V0_SYS
VDD_3V3_SYS	Supplies various LDOs & load switches that in turn	3.3	PMIC Switcher SD3	VDD_5V0_SYS
	power the various circuits & peripherals on the module			
VDDIO_3V3_AOHV	Tegra VDDIO_AO_HV rail	3.3	PMICLDO 2	VDD_5V0_SYS
VDDIO_SDMMC1_AP	Tegra SD Card I/O rail	1.8/3.3	PMIC LDO 3	VDD_5V0_SYS
VDD_RTC (See note)	Tegra Real Time Clock/Always-on Rail	1.0 (Var)	PMICLDO 4	VDD_1V8
VDDIO_SDMMC3_AP	Tegra SDIO rail	1.8/3.3	PMICLDO 5	VDD_5V0_SYS
VDD_HDMI_1V05	Tegra HDMI / DP rail	1.0	PMICLDO 7	AVDD_DSI_CSI_1V2
VDD_PEX_1V05	Tegra PCIe / USB 3.0 / SATA rail	1.0	PMIC LDO 8	AVDD_DSI_CSI_1V2
VDD_1V8_AP (&	Main 1.8V Tegra rail	1.8	Load Switch	VDD_1V8
VDD_1V8_AP_PLL)				


**Note:** This is the Tegra supply, and should not be confused with the module VDD\_RTC pin which is the supply that connects to the PMIC BBATT pin to keep the Real-Time Clock powered.



# 3.2 Main Power Sources/Supplies

The figure below shows the power connections used on the carrier board, including the DC Jack which connects to the AC/DC adapter, and the main 5.0V, 3.3V and 1.8V supplies. Also shown are the power control signals that are used to enable these supplies, or are used to communicate power sequence information to the module or other circuitry on the carrier board (i.e. discharge circuits).

Figure 2. Main Power Source/Supply Connections



Note

- The figure above is a high-level representation of the connections involved. Refer to the latest carrier board reference design for details.
- When connecting the main power, the ground must make connection before the main power rail.

# 3.3 Power Sequencing

In order to ensure reliable and consistent power up sequencing, the pins VIN\_PWR\_BAD#, CARRIER\_PWR\_ON, and RESET\_OUT# on the module connector should be connected and used as described below:


VIN\_PWR\_BA D# signal is generated by the Carrier Board and passed to the module to keep the Tegra processor powered off until the VDD\_IN supply is stable and it is possible to power up any standby circuits on the module. This signal prevents the Tegra processor from powering up prematurely before the Carrier Board has charged up its decoupling capacitors and power to the module is stable



CARRIER\_PWR\_ON signal is generated by the module and passed to the Carrier Board to indicate that the module is powered up and that the power up sequence for the Carrier Board circuits can begin.

RESET\_OUT# is de-asserted by the Carrier Board after a period sufficient to allow the Carrier Board circuits to power up.

Figure 3. Power Up Sequence - Power-Button Case (Jetson TX2i in P2597\_C02)



Note:

- 1. The 1.8V supply on the carrier board associated with MPIO pins common to the module must not be enabled unless the module main 1.8V rail is on. In addition, the carrier board should keep RESET\_OUT# low until this 1.8V supply is valid. On the P2597, this is accomplished by connecting the VDD\_1V8 supply PGOOD signal to RESET\_OUT#.
- 2. Inactive when both PMIC Reset is inactive (high) & VDD 1V8 PGOOD is active (high)
- 3. During run time if any module I/O rail is switched OFF or ON, the following sequences should be performed. Violating these sequences will result in extra in-rush current during the rail transition.
  - OFF Sequence: The associated NO\_IOPOWER bit in the PMC APBDEV\_PMC\_NO\_IOPOWER\_0 register must be enabled before the I/O Rail is powered OFF
  - ON Sequence. After an I/O Rail is powered ON, the associated NO\_IOPOWER bit in the PMC APBDEV\_PMC\_NO\_IOPOWER\_0 register needs to be cleared to the "disable" state

Table 7. Power Up Sequence Timing Relationships


Timing	Parameter	Min	Тур	Max	Units	Notes
t <sub>1-2</sub>	VDD_IN On to POWER_BTN# Pull-up (PMIC) active		8.8		ms	1
t <sub>2-3</sub>	VDD_IN On to VIN_PWR_BAD# inactive		54		ms	2
t <sub>3-4</sub>	VIN_PWR_BAD# inactive to POWER_BTN# active	0	See Notes		ms	3
t <sub>4-5</sub>	POWER_BTN# active time	50			ms	3
t <sub>4-6</sub>	POWER_BTN# active to CARRIER_PWR_ON active		38.6		ms	
t <sub>5-6</sub>	Module System Power On to CARRIER_PWR_ON		8		ms	
t <sub>6-7</sub>	CARRIER_PWR_ON active to Carrier Board System Power Enabled	0	6.6		ms	4
t <sub>6-8</sub>	CARRIER_PWR_ON to On-Module PMIC Reset Inactive		77.4		ms	5
	RESET_IN# active time	50			ms	6

Note:

- 1. Measured from VDD IN ramp start to POWER BTN# ramp start. Carrier board dependent.
- 2. Typical value using NVIDIA P2597, measured from VDD\_IN ramp start to VIN\_PWR\_BAD# inactive start. Carrier board dependent.
- 3. User Dependent if POWER BTN# connected to button. Otherwise, carrier board dependent.
- 4. Typical value measured using NVIDIA P2597. Carrier board dependent
- 5. Typical value using P2597. Carrier board dependent.
- 6. User Dependent if RESET\_IN# connected to button. Otherwise, carrier board dependent. Not shown in Power up sequence figure.



Figure 4. Power Up Sequence – Auto-Power-On Case (Jetson TX2i in P2597\_B04)



Note:

- 1. The 1.8V supply on the carrier board associated with MPIO pins common to the module must not be enabled unless the module main 1.8V rail is on. In addition, the carrier board should keep RESET\_OUT# low until this 1.8V supply is valid. On the P2597, this is accomplished by connecting the VDD\_1V8 supply PGOOD signal to RESET\_OUT#.
- 2. Inactive when both PMIC Reset is inactive (high) & VDD\_1V8 PGOOD is active (high)
- 3. POWER\_BTN# not used for this power-up sequence, but if Jetson TX2i is used in P2597\_B04 compatible motherboard, system will power off if POWER\_BTN# is asserted (power-button pressed or equivalent) and power-on sequence will occur again once POWER\_BTN# is de-asserted. This is due to the difference in the PMIC power on signal (edge triggered on Jetson TX2 PMIC & level sensitive on Jetson TX2i. When Jetson TX2i is used in a P2597\_C02 compatible carrier board, logic on the carrier board simulates edge triggered power-on so the power button will function the same as for Jetson TX2.
- 4. During run time if any module I/O rail is switched OFF or ON, the following sequences should be performed. Violating these sequences will result in extra in-rush current during the rail transition.
  - OFF Sequence: The associated NO\_IOPOWER bit in the PMC APBDEV\_PMC\_NO\_IOPOWER\_0 register must be enabled before the I/O Rail is powered OFF
  - ON Sequence. After an I/O Rail is powered ON, the associated NO\_IOPOWER bit in the PMC APBDEV\_PMC\_NO\_IOPOWER\_0 register needs to be cleared to the "disable" state

Table 8. Power Up Sequence Timing Relationships

Timing	Parameter	Min	Тур	Max	Units	Notes
t <sub>2-3</sub>	VDD_IN On to VIN_PWR_BAD# inactive		54		ms	1
t <sub>3-4</sub>	VIN_PWR_BAD# inactive to CARRIER_PWR_ON active		38.6		ms	
t <sub>5-6</sub>	Module System Power On to CARRIER_PWR_ON		8		ms	
t <sub>6-7</sub>	CARRIER_PWR_ON active to Carrier Board System Power Enabled	0	6.6		ms	2
t <sub>6-8</sub>	CARRIER_PWR_ON to On-Module PMIC Reset Inactive		77.4		ms	3
	RESET_IN# active time	50			ms	4

Note:

- Typical value using NVIDIA P2597, measured from VDD\_IN ramp start to VIN\_PWR\_BAD# inactive start. Carrier board dependent.
- 2. Typical value measured using NVIDIA P2597. Carrier board dependent
- 3. Typical value using P2597. Carrier board dependent.
- 4. User Dependent if RESET\_IN# connected to button. Otherwise, carrier board dependent. Not shown in P ower up sequence figure.



Figure 5. Power Down Sequence (Controlled Case)




Table 9. Power Down Sequence Timing Relationships (Controlled Case)

Timing	Parameter	Min	Тур	Max	Units	Notes
t <sub>1-2</sub>	RESET_OUT# active to CARRIER_PWR_ON inactive		3.76		mS	1
t <sub>2-3</sub>	CARRIER_PWR_ON inactive to carrier board system power off		0.46		ms	2
t <sub>2-4</sub>	CARRIER_PWR_ON inactive to the module System Power (main 1.8V rail) Off		1.24		mS	3

Note:

- . Measured from RESET\_OUT# active to CARRIER\_PWR\_ON to inactive ramp down start.
- 2. Typical value measured using NVIDIA P2597. Measured from CARRIER\_PWR\_ON to carrier board VDD\_1V8 ramp down start. Carrier board dependent.
- Typical value measured using NVIDIA P2597. Measured from CARRIER\_PWR\_ON ramp down start to the module main 1.8V ramp down start.

Figure 6. Power Down Sequence (Uncontrolled Power Removal Case)





Table 10. Power Down Sequence Timing Relationships (Uncontrolled Power Removal Case)

Timing	Parameter	Min	Тур	Max	Units	Notes
t <sub>1</sub>	VDD_IN Removed in uncontrolled manner					
t <sub>2</sub>	VIN_PWR_BAD detection "sees" drop in VDD_IN & is asserted to start uncontrolled power-down sequence.  RESET_OUT# & CARRIER_PWR_ON are driven low via PMIC sequence soon after. Carrier board power & the module power begin to ramp down.					Carrier board power (mainly 1.8V rail associated with interface pins connected to the module) should ramp down faster so it is off before the module main 1.8V rail is off.

Removal of the VDD\_INVDD\_MUX supply causes VIN\_PWR\_BAD# to go active which causes the module to initiate a controlled shut down. The controlled shut down takes ~20ms to complete so the internal PMIC supply needs to stay above ~2.9v for >~20ms. The USB0\_OTG\_ID pin is a pin which can be monitored to see the state of the internal PMIC supply level.




Figure 7. VIN\_PWR\_BAD# Detection Test Circuit for Uncontrolled Power-down Case



# 3.4 Power Discharge

In order to meet the Power Down requirements, discharge circuitry is required. In the figure below the DISCHARGE signal is generated, based on a transition of the CARRIER\_POWER\_ON signal or the removal of the main supply (VDD\_MUX/VDD\_IN). When DISCHARGE is asserted, VDD\_5V0\_IO\_SYS, VDD\_3V3\_SYS, VDD\_1V8 and VDD\_3V3\_SLP are forced to GND in a controlled manner. Removal of the VDD\_MUX supply also causes VIN\_PWR\_BAD# to go active which causes the module to initiate a controlled shut down.

Figure 8. Power Discharge



**Note** The figure above is based on the carrier board reference design. Refer to the latest carrier board reference design (P2597\_B04 or later) for details.

# 3.5 Module Power-on Type Detection & Control

The following describes what is required in a carrier board design to support Jetson TX2 and Jetson TX2i in a design that requires a power button press to power the system on. If a design requires the system to power on immediately after the main power supply is connected/enabled, see the "Optional Auto-Power-On Support" section.


Jetson TX2i uses a different PMIC (MAX20024) than Jetson TX2 (MAX77620). Due to the PMIC architecture differences, if the platform requires a button press, the Power-on mechanism will need to change, from Edge to level triggered. This will require the carrier boards to detect whether a Jetson TX2 module or Jetson TX2i module is installed. A Reserved pin on the connector



w hich is floating on Jetson TX2 will be grounded on the Jetson TX2i as a means to differentiate between the two module types. The module power configuration identification pin (**MOD\_PWR\_CFG\_ID**) resides on the Module Pin B49.

The updated carrier board, designed to support Jetson TX2i as well as Jetson TX2 will include logic that will use the state of the MOD\_PWR\_CFG\_ID pin to determine how the POWER\_BTN# signal is handled. If the pin is pulled down due to a Jetson TX2i module being installed, the POWER\_BTN# pin will be driven to a steady high (ON) or low (OFF) state. If the pin is floating as would be the case if a Jetson TX2 module is installed, a momentary pulse will be generated on the POWER\_BTN# pin of the module to initiate a power-on of the module. With either module type, if the system is already powered, a short press of the power button will put the system in sleep mode (software dependent) if the system is "aw ake," wake the system if in sleep mode, or cause a force power-off if the Power-on button is held low for approximately 8 to 10 seconds.

Figure 9. Power-on Type Detection & Control



**Note** The figure above is a high-level representation of the connections involved. Details will be provided in a future carrier board reference design.



# 3.6 Power & Voltage Monitoring

#### 3.6.1 Power Monitor

Pow er monitors are provided on the module. These monitor the main DC, CPU, GPU/SRAM, SOC (CORE) & DDR Supplies. The monitors will toggle a WARN (warning) output, or a CRIT (critical) output, depending on the power "seen" at the sense resistors and the thresholds set for each supply.

Figure 10. Power Monitor (GPU/SRAM, SOC & WLAN)





Figure 11. Power Monitor (VDD\_IN, CPU & DDR)




### 3.6.2 Voltage Monitor

#### Jetson TX2i

A voltage monitor circuit is implemented on Jetson TX2i to indicate if the main DC input rail, VDD\_IN, "droops" below an acceptable level. The device used will react quickly and drive VIN\_PWR\_BAD# active (low) which will force the power off. The voltage monitor circuit is implemented with a fast voltage comparator supplied by VDD\_IN with a 5V reference. This device has an open drain active low output which is pulled low when the VDD\_IN voltage drops below the selected threshold (8.04V).



Figure 12. Voltage Monitor Connections




Note: The threshold for VDD\_IN, determined by the voltage divider components used in the circuit above is 8.04V.

#### **Jetson TX2**

A voltage monitor circuit is implemented on Jetson TX2 to indicate if the main DC input rail, VDD\_IN, "droops" below an acceptable level. The device used will react quickly and generate an alert to one of the Tegra SOC\_THERM capable pins (VCOMP\_ALERT). The voltage monitor circuit is implemented with a fast voltage comparator supplied by VDD\_IN with a 1.8V (VDD\_1V8) reference common with the Tegra IO domain that receives the output signal. This device has an open drain active low output which is pulled low when the VDD\_IN voltage drops below the selected threshold.

Figure 13. Voltage Monitor Connections



Note: The threshold for VDD\_IN, determined by the voltage divider components used in the circuit above is 5.75V.

# 3.7 Deep Sleep (SC7)

Jetson TX2/TX2i supports a low power state called Deep Sleep or SC7. This can be entered under software control, and exited using various mechanisms, including wake capable pins that are listed in the table below.


Table 11. Signal Wake Events

Potential Wake Event (Reference Design Signal)	Module Pin Assigned	Wake #
PCIe Wake Request (PEX_WAKE#)	PEX_WAKE#	1
Bluetooth Wake AP (BT2_WAKE_AP – Secondary)	GPIO13_BT_WAKE_AP	8
WLAN Wake AP (WIFI_WAKE_AP - Secondary)	GPIO10_WIFI_WAKE_AP	9
Thermal/Over-current Warning	BATT_OC	10
Audio Codec Interrupt (AUD_INT_L)	GPIO20_AUD_INT	12
DP 0 Hot Plug Detect (DP_AUX_CH0_HPD)	DP0_HPD	19
HDMI Consumer Electronic Control (HDMI_CEC)	HDMI_CEC	20
DP 1 Hot Plug Detect (DP_AUX_CH1_HPD)	DP1_HPD	21
Camera Vertical Sync (CAM_VSYNC)	CAM_VSYNC	23
POWER_BTN#	POWER_BTN#	29
Motion Interrupt (MOTION_INT)	GPIO9_MOTION_INT	46
CAN 1 Error (CAN1_ERR)	CAN1_ERR	47
CAN Wake (CAN_WAKE)	CAN_WAKE	48
CAN 0 Error (CAN0_ERR)	CANO_ERR	49



Touch Interrupt (TOUCH_INT)	GPIO6_TOUCH_INT	51
USB VBUS Detect (USB_VBUS_DET)	USB0_VBUS_DET	53
GPIO Expansion 0 Interrupt (GPIO_EXPO_INT)	GPIO_EXPO_INT	54
Modem Wake AP (MDM_WAKE_AP)	GPIO16_MDM_WAKE_AP	55
Battery Low (BATLOW#)	BATLOW#	56
GPIO Expansion 1 Interrupt (GPIO_EXP1_INT)	GPIO_EXP1_INT	58
USB Vbus Enable 0 (USB_VBUS_EN0)	USB_VBUS_EN0	61
USB Vbus Enable 1 (USB_VBUS_EN1)	USB_VBUS_EN1	62
Ambient Light Proximity Interrupt (ALS_PROX_INT)	GPIO8_ALS_PROX_INT	63
Modem Coldboot (MDM_COLDBOOT)	GPIO18_MDM_COLDBOOT	64
Force Recovery (FORCE_RECOV#)	FORCE_RECOV#	67
Sleep (SLEEP_L)	SLEEP#	68

Figure 14. Deep Sleep (SC7) Entry/Exit Sequence



## 3.8 Optional Auto-Power-On Support

Jetson TX2 and Jetson TX2i both optionally support Auto-Power-On. This allows the platform to power on when VDD\_IN is first powered, instead of waiting for a power button press. For Jetson TX2, to enable this feature, the CHARGER\_PRSNT# pin should be tied to GND. For Jetson TX2i, which uses a different PMIC, the POWER\_BTN# pin needs to be held high. As there is a pull-up on the module, the POWER\_BTN# pin can be left floating on the carrier board. If a design will support both Jetson TX2 and Jetson TX2i and needs to power on without a button press (Auto-Power-On), the CHARGER\_PRSNT# pin should be tied to GND, and the POWER\_BTN# pin should be left unconnected.

#### 3.8.1 Jetson TX2 Auto-Power-On Details

This section provides guidance for modifying a carrier board design to power the platform on when VDD\_IN is first powered, instead of waiting for a power button press. In order to power the system on without a power button, a specific sequence is required between the time the VDD\_IN power is connected and the CHARGER\_PRSNT# pin on the module is driven low. The CHARGER\_PRSNT# pin connects to the module PMIC and requires a minimum delay of 300ms from the point VDD\_IN reaches its minimum level (5.5V) before it can be driven low. Jetson TX2/TX2i includes circuitry on the module to support Auto-Power-On. In order to enable this feature, the CHARGER\_PRSNT# pin should be tied to GND.



### 3.8.2 Jetson TX2i Auto-Power-On Details

Jetson TX2i uses a different PMIC than Jetson TX2. The TX2i PMIC has a level sensitive on input, so in order to power automatically when the main power is applied (Auto-Power-On), all that is required is for the POWER\_BTN# pin to be pulled up. Since this pin is pulled up on the module, it can be left unconnected for Auto-Power-On to be supported.



# 4.0 GENERAL ROUTING GUIDELINES

#### Signal Name Conventions

The following conventions are used in describing the signals for Jetson TX2/TX2i:

- Signal names use a mnemonic to represent the function of the signal. For example, Secure Digital Interface #3 Command signal is represented as SDCARD\_CMD, written in bold to distinguish it from other text. All active low signals are identified by a # or an underscore followed by capital N (\_N) after the signal name. For example, RESET\_IN# indicates an active low signal. Active high signals do not have the underscore-N (\_N) after the signal names. For example, SDCARD\_CMD indicates an active high signal. Differential signals are identified as a pair with the same names that end with \_P & \_N, just P & N or + & (for positive and negative, respectively). For example, USB1\_DP and USB1\_DN indicate a differential signal pair.
- I/O Type The signal I/O type is represented as a code to indicate the operational characteristics of the signal. The table below lists the I/O codes used in the signal description tables.

Table 12. Signal Type Codes

Code	Definition
Α	Analog
DIFF I/O	Bidirectional Differential Input/Output
DIFF IN	Differential Input
DIFF OUT	Differential Output
I/O	Bidirectional Input/Output
I	Input
0	Output
OD	Open Drain Output
I/OD	Bidirectional Input / Open Drain Output
P	Power

#### **Routing Guideline Format**

The routing guidelines have the following format to specify how a signal should be routed.

- Breakout traces are traces routed from a BGA or other pin array, either to a point beyond the array, or to another layer where full normal spacing guidelines can be met. Breakout trace delay limited to 500 mils unless otherwise specified.
- After breakout, signal should be routed according to specified impedance for differential, single-ended, or both (for example: HDMI). Trace spacing to other signals also specified.
- Follow max & min trace delays where specified. Trace delays are typically shown in mm or in terms of signal delay
  in pico-seconds (ps) or both.
  - For differential signals, trace spacing to other signals must be larger of specified x dielectric height or interpair spacing
  - Spacing to other signals/pairs cannot be smaller than spacing between complementary signals (intra-pair).
  - Total trace delay depends on signal velocity which is different between outer (microstrip) & inner (stripline) layers of a PCB.



#### **Signal Routing Conventions**

Throughout this document, the following signal routing conventions are used:

SE Impedance (/ Diff Impedance) at x Dielectric Height Spacing

Single-ended (SE) impedance of trace (along with differential impedance for diff pairs) is achieved by spacing requirement. Spacing is multiple of dielectric height. Dielectric height is typically different for microstrip & stripline. Note: 1 mil = 1/1000th of an inch.

Note: Trace spacing requirement applies to SE traces or differential pairs to other SE traces or differential pairs. It does not a pply to traces making up a differential pair. For this case, spacing/trace widths are chosen to meet differential impedance requirement.

#### **General Routing Guidelines**

Pay close attention when routing high speed interfaces, such as HDMI/DP, USB 3.0, PCle or DSI/CSI. Each of these interfaces has strict routing rules for the trace impedance, width, spacing, total delay, and delay/flight time matching. The following guidelines provide an overview of the routing guidelines and notations used in this document.

#### Controlled Impedance

Each interface has different trace impedance requirements & spacing to other traces. It is up to designer to calculate trace width & spacing required to achieve specified single-ended (SE) & differential (Diff) impedances. Unless otherwise noted, trace impedance values are ±15%.

#### Max Trace Lengths/Delays


Trace lengths/delays should include main PCB routing and any additional routing on a Flex/ secondary PCB segment connected to main PCB. The max length/delay should be from the module to the actual connector (i.e. USB, HDMl, SD Card, etc.) or device (i.e. onboard USB device, Display driver IC, camera imager IC, etc.)

#### Trace Delay/Flight Time Matching

Signal flight time is the time it takes for a signal to propagate from one end (driver) to other end (receiver). One way to get same flight time for signal within signal group is to match trace lengths within specified delay in the signal group.

- Total trace delay = Carrier PCB trace delay only. Do not exceed maximum trace delay specified.
- For six layers or more, it is recommended to match trace delays based on flight time of signals. For example, outer-layer signal velocity could be 150psi (ps/inch) & inner-layer 180psi. If one signal is routed 10 inches on outer layer & second signal is routed 10 inches in inner layer, difference in flight time between two signals will be 300ps! That is a big difference if required matching is 15ps (trace delay matching). To fix this, inner trace needs to be 1.7 inches shorter or outer trace needs to be 2 inches longer.
- In this design guide, terms such as intra-pair & inter-pair are used when describing differential pair delay. Intra-pair refers to matching traces within differential pair (for example, true to complement trace matching). Inter-pair matching refers to matching differential pairs average delays to other differential pairs average delays.

#### **General PCB Routing Guidelines**



Note: The requiements detailed in the Interface Signal Routing Requirements tables must be met for all interfaces implemented or proper operation cannot be quaranteed.



Jetson TX2/TX2i allows multiple USB 3.0 & PCle interfaces, and a single SATA interface to be brought out on the module. In some cases, these interfaces are multiplexed on some of the module pins.

Table 13. USB 2.0 Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on Carrier Board	Direction	Pin Type
B40	USB0_D-	USB0_DN	USB 2.0 Port 0 Data-	USB 2.0 Micro AB	Bidir	USB PHY
B39	USB0_D+	USB0_DP	USB 2.0 Port 0 Data+		Bidir	
A17	USB0_EN_OC#	USB_VBUS_EN0	USB VBUS Enable/Overcurrent 0		Bidir	Open Drain – 3.3V
A36	USB0_OTG_ID	(PMIC GPIO0)	USB 0 ID		Input	Analog
B37	USB0_VBUS_DET	UART5_CTS	USB 0 VBUS Detect		Input	USB VBUS, 5V
A39	USB1_D-	USB1_DN	USB 2.0, Port 1 Data-	USB 3.0 Type A	Bidir	USB PHY
A38	USB1_D+	USB1_DP	USB 2.0, Port 1 Data+		Bidir	
A18	USB1_EN_OC#	USB_VBUS_EN1	USB VBUS Enable/Overcurrent 1		Bidir	Open Drain – 3.3V
B43	USB2_D-	USB2_DN	USB 2.0, Port 2 Data-	M.2 Key E	Bidir	USB PHY
B42	USB2_D+	USB2_DP	USB 2.0, Port 2 Data+		Bidir	

Table 14. USB 3.0, PCIe & SATA Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type	
A44	PEX0_REFCLK+	PEX_CLK1P	PCIe 0 Reference Clock+ (PCIe IF #0)		Output	PCIe PHY	
A45	PEXO_REFCLK-	PEX_CLK1N	PCIe 0 Reference Clock – (PCIe IF #0)		Output	PCIEPHY	
C48	PEXO_CLKREQ#	PEX_LO_CLKREQ_N	PCIe 0 Clock Request (PCIe IF #0)		Bidir	Open Drain 3.3V, Pull-	
C49	PEXO_RST#	PEX_LO_RST_N	PCIe 0 Reset (PCIe IF #0)		Output	up on the module	
H44	PEX0_RX+	PEX_RX4P	PCIe 0 Lane 0 Receive+ (PCIe IF #0)		Input		
H45	PEXO_RX-	PEX_RX4N	PCIe 0 Lane 0 Receive— (PCIe IF #0)		Input		
E44	PEX0_TX+	PEX_TX4P	PCIe 0 Lane 0 Transmit+ (PCIe IF #0)		Output		
E45	PEXO_TX-	PEX_TX4N	PCIe 0 Lane 0 Transmit- (PCIe IF #0)		Output		
G42	USB_SS1_RX+	PEX_RX2P	USB SS 1 Receive+ (USB 3.0 Port #2 or PCle IF #0 Lane 1)	1	Input		
G43	USB_SS1_RX-	PEX_RX2N	USB SS 1 Receive— (USB 3.0 Port #2 or PCIe #0 Lane 1)	PCle x4	<u> </u>		
D42	USB_SS1_TX+	PEX_TX2P	USB SS 1 Transmit+ (USB 3.0 Port #2 or PCle IF #0 Lane 1)	Connector	Output		
D43	USB_SS1_TX-	PEX_TX2N	USB SS 1 Transmit- (USB 3.0 Port #2 or PCIe #0 Lane 1)	1	Output	PCIe PHY, AC-Coupled	
F40	PEX2_RX+	PEX_RX3P	PCIe 2 Receive+ (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)	1	Input	on carrier board	
F41	PEX2_RX-	PEX_RX3N	PCIe 2 Receive— (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)	1	Input		
C40	PEX2_TX+	PEX_TX3P	PCIe 2 Transmit+ (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)	1	Output		
C41	PEX2_TX-	PEX_TX3N	PCIe 2 Transmit- (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)		Output		
G39	PEX_RFU_RX+	PEX_RX1P	PCIe RFU Receive+ (PCIe IF #0 Lane 3 or USB 3.0 Port #1)		Input		
G40	PEX_RFU_RX-	PEX_RX1N	PCIe RFU Receive— (PCIe IF #0 Lane 3 or USB 3.0 Port #1)		Input		
D39	PEX_RFU_TX+	PEX_TX1P	PCIe RFU Transmit+ (PCIe IF #0 Lane 3 or USB 3.0 Port #1)		Output		
D40	PEX_RFU_TX-	PEX_TX1N	PCIe RFU Transmit – (PCIe IF #0 Lane 3 or USB 3.0 Port #1)	1	Output		
D48	PEX_WAKE#	PEX_WAKE_N	PCIe Wake	PCle x4 conn & M.2	Input	Open Drain 3.3V, Pull- up on the module	
B45	PEX1_REFCLK+	PEX_CLK3P	PCIe Reference Clock 1+ (PCIe IF #2)		Output	201 2111	
B46	PEX1_REFCLK-	PEX_CLK3N	PCIe Reference Clock 1– (PCIe IF #2)	1	Output	PCIe PHY	
C47	PEX1_CLKREQ#	PEX_L2_CLKREQ_N	PCIE 1 Clock Request (mux option - PCIe IF #2)	M.2 Key E	Bidir	Open Drain 3.3V, Pull-	
E50	PEX1_RST#	PEX_L2_RST_N	PCIe 1 Reset (PCIe IF #2)	1	Output	up on the module	
H41	PEX1_RX+	PEX_RXOP	PCIe 1 Receive+ (PCIe #2 Lane 0 muxed w/USB 3.0 Port #0)		Input		
H42	PEX1_RX-	PEX_RXON	PCIe 1 Receive— (PCIe #2 Lane 0 muxed w/USB 3.0 Port #0)	USB 3.0 Type A	Input	PCle PHY, AC-Coupled	
E41	PEX1_TX+	PEX_TXOP	PCIe 1 Transmit+ (PCIe #2 Lane 0 muxed w/USB 3.0 Port #0)	(Default) or M.2 Key E	Output	on carrier board	
E42	PEX1_TX-	PEX_TXON	PCIe 1 Transmit- (PCIe #2 Lane 0 muxed w/USB 3.0 Port #0)		Output		
A41	PEX2_REFCLK+	PEX_CLK2P	PCIe 2 Reference Clock+ (PCIe IF #1)		Output	_	
A42	PEX2 REFCLK-	PEX CLK2N	PCIe 2 Reference Clock- (PCIe IF #1)	Unassigned	Output	PCIe PHY	



#### NVIDIA

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type	
C46	PEX2_CLKREQ#	PEX_L1_CLKREQ_N	PCIE 2 Clock Request (PCIe IF #1)		Bidir	Open Drain 3.3V, Pull-	
D49	PEX2_RST#	PEX_L1_RST_N	PCIe 2 Reset (PCIe IF #1)		Output	up on the module	
F43	USB_SSO_RX+	PEX_RXOP	USB SS 0 Receive+ (USB 3.0 Port #0 muxed w/PCIe #2 Lane 0)		Input	USB SS PHY, AC-	
F44	USB_SSO_RX-	PEX_RXON	USB SS 0 Receive— (USB 3.0 Port #0 muxed w/PCIe #2 Lane 0)	],,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Input	Coupled (off the module)	
C43	USB_SSO_TX+	PEX_TXOP USB SS 0 Transmit+ (USB 3.0 Port #0 muxed w/PCIe #2 Lane 0)		Output	USB SS PHY, AC-		
C44	USB_SSO_TX-	PEX_TXON	USB SS 0 Transmit— (USB 3.0 Port #0 muxed w/PCIe #2 Lane 0)		Output	Coupled on carrier board	
G45	SATA_RX+	PEX_RX5P	SATA Receive+		Input		
G46	SATA_RX-	PEX_RX5N	SATA Receive—	1	Input	SATA PHY, AC-Coupled	
D45	SATA_TX+	PEX_TX5P	SATA Transmit+	SATA Connector	Output	on carrier board	
D46	SATA_TX-	PEX_TX5N	SATA Transmit–	SATA Conflector	Output		
D47	SATA_DEV_SLP	DEV_SLP PEX_L2_CLKREQ_N SATA Device Sleep or PEX1_CLKREQ# (PCIe IF #2) depending on Mux setting			Input	Open Drain 3.3V, Pull- up on the module	

The table below show several ways to bring out as many of the USB 3.0 or PCle interfaces as possible to meet different design requirements for a platform built for Jetson TX2/TX2i.

Note: Check the Jetson TX1 and Jetson TX2 Comparison and Migration Application Note which provides the differences in USB 3.0, PCIe & SATA lane mapping between Jetson TX1 & Jetson TX2/TX2i and provides a table of configurations supported by all three modules.

Table 15. USB 3.0, PCIe & SATA Lane Mapping Configurations

		Module Pin	Names	PEX1	PEX_RFU	PEX2	USB_SS1	PEX0	USB_SS0 (see note 1)	SATA
		Tegra	a Lanes	Lane 0	Lane 1	Lane 3	Lane 2	Lane 4		Lane 5
	Avail. Outputs from the module									
Configs	USB 3.0	PCle	SATA							
1	0	1x1 + 1x4	1	PCIe#2_0	PCIe#0_3	PCIe#0_2	PCIe#0_1	PCIe#0_0		SATA
2 (CB Default)	1	1x4	1		PCIe#0_3	PCIe#0_2	PCIe#0_1	PCIe#0_0	USB_SS#0	SATA
3	2	3x1	1	PCIe#2_0	USB_SS#1	PCle#1_0	USB_SS#2	PCIe#0_0		SATA
4	3	2x1	1		USB_SS#1	PCle#1_0	USB_SS#2	PCIe#0_0	USB_SS#0	SATA
5	1	2x1 + 1x2	1	PCIe#2_0	USB_SS#1	PCIe#1_0	PCIe#0_1	PCIe#0_0		SATA
6	2	1x1 + 1x2	1		USB_SS#1	PCIe#1_0	PCIe#0_1	PCIe#0_0	USB_SS#0	SATA
Default Usage on CB (carrier board)				Unused		X4 PCle C	Connector		USB 3 Type A	SATA

Note:

- 1. PCIe interface #2 can be brought to the PEX1 pins, or USB 3.0 port #1 to the USB\_SSO pins on Jetson TX2/TX2i depending on the setting of a multiplexor on the module. The selection is controlled by QSPI\_IO2 configured as a GPIO.
- 2. Jetson TX2/TX2i has been designed to enable use cases listed in the table above. However, released Software may not support all configurations, nor has every configuration been validated.
  - Configuration #1 & 2 represent the supported and validated Jetson TX2/TX2i Developer Kit configurations. These
    configurations are supported by the released Software, and the PCIe, USB 3.0, and SATA interfaces have been
    verified on the carrier board.
- 3. The cell colors highlight the different PCle interfaces and USB 3.0 ports. Light and Medium green are used for PCle controllers #0 and #1. Four shades of blue are used for USB 3.0 controllers #[0:3]. SATA is highlighted in orange.
- 4. Any x4 configuration can be used as a single x2 using only lanes 0 & 1 or a single x1 using only lane 0. Any x2 configuration can be used as a single x1 using only lane 0.
- 5. In order to ease routing, the order of lanes for PCIe #0 can either be as shown above, or the reverse (I.e., PCIE#0\_3 on lane 4, PCIE#0\_2 on lane 3, etc.).



#### **DVIDIA**

Table 16. USB 3.0, PCIe & SATA Lane Mapping Configurations compatible with Jetson TX2 & Jetson TX2 ionly.


		Module Pin	Names	PEX1	PEX_RFU	PEX2	USB_SS1	PEX0	USB_SS0 (see note 1)	SATA
		Tegra	a Lanes	Lane 0	Lane 1	Lane 3	Lane 2	Lane 4		Lane 5
	Avail. Outputs from the module									
Configs	USB 3.0	PCle	SATA							
1	0	1x1 + 1x4	1	PCIe#2_0	PCIe#0_3	PCIe#0_2	PCIe#0_1	PCIe#0_0		SATA
2 (CB Default)	1	1x4	1		PCIe#0_3	PCIe#0_2	PCIe#0_1	PCIe#0_0	USB_SS#0	SATA
3	2	3x1	1	PCIe#2_0	USB_SS#1	PCle#1_0	USB_SS#2	PCIe#0_0		SATA
4	3	2x1	1		USB_SS#1	PCIe#1_0	USB_SS#2	PCIe#0_0	USB_SS#0	SATA
5	1	2x1 + 1x2	1	PCIe#2_0	USB_SS#1	PCle#1_0	PCIe#0_1	PCIe#0_0		SATA
6	2	1x1 + 1x2	1		USB_SS#1	PCle#1_0	PCIe#0_1	PCIe#0_0	USB_SS#0	SATA
Default	Usage on	CB (carrier bo	ard)	Unused		X4 PCIe C	Connector		USB 3 Type A	SATA

Note:

- 6. PCIe interface #2 can be brought to the PEX1 pins, or USB 3.0 port #1 to the USB\_SSO pins on Jetson TX2/TX2i depending on the setting of a multiplexor on the module. The selection is controlled by QSPI\_IO2 configured as a GPIO.
- 7. Jetson TX2/TX2i has been designed to enable use cases listed in the table above. However, released Software may not support all configurations, nor has every configuration been validated.
  - Configuration #1 & 2 represent the supported and validated Jetson TX2/TX2i Developer Kit configurations. These
    configurations are supported by the released Software, and the PCIe, USB 3.0, and SATA interfaces have been
    verified on the carrier board.
- 8. See notes under the Backward Compatible mapping table related to color coding, PCIe x2/x1 support & lane reversal.

#### 5.1 USB

Figure 15 USB 2.0 OTG + USB 3.0 Host Connection Example




- Note: 1. Common mode filters on USB[2:0]\_DP/DN (USB 2.0 interfaces) are optional. Place only as needed if EMI is an issue.

  Common mode filters on USB3\_TX/RX\_P/N signals are not recommended. If common mode devices are placed, they must be selected to minimize the impact to signal quality, which must meet the USB spec. signal requirements. See the Common Mode Choke requirements in the USB 3.0 Interface Signal Routing Requirements table.
  - If USB 3.0 is routed to a connector, only AC caps on the module TX lines are required. If routed directly to a peripheral, AC caps are needed for both the module TX lines (connected to device RX) & Device TX lines (connected to the module RX).



- 3. USBO must be available to use as USB Device for USB Recovery Mode.
- 4. Connector used must be USB-IF certified if USB 3.0 implemented.

Figure 16 USB 2.0/3.0 Dual-mode (host/device) Connection Example



Note:

- 1. See notes under USB 2.0 OTG + USB 3.0 Host Connection Example figure.
- 2. USB 3.0 Port #0 is shown in the example above. Other supported USB 3.0 ports can be used instead. As noted, USB0 must be routed to a connector to support USB recovery mode. Since the connector above would be the only Device capable connector in the system connected to Tegra, USB0 must be used.

#### **USB 2.0 Design Guidelines**

These requirements apply to the USB 2.0 controller PHY interfaces: USB[2:0]\_D-/D+

Table 17. USB 2.0 Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency (High Sp	peed) Bit Rate/UI period/Frequency	480/2.083/240	Mbps/ns/MHz	
Max Loading	High Speed / Full Speed / Low Speed	10 / 150 / 600	pF	
Reference plane		GND		
Trace Impedance	Diff pair / Single Ended	90 / 50	Ω	±15%
Via proximity (Signal to reference)		< 3.8 (24)	mm (ps)	See Note 2
Max Trace Delay With CMC or SW (Microstrip / Stripline) Without CMC or SW (Microstrip / Stripline)		900/1050 (6) 1350/1575 (9)	ps (in)	Prop delay assumption: 175ps/in. for stripline, 150ps/in. for microstrip). See Note 3
Max Intra-Pair Skew bet	ween USBx_D+ & USBx_D-	7.5	ps	

Note:

- 1. If portion of route is over a flex cable this length should be included in the Max Trace Delay/Length calculation & 85 Ω Differential pair trace impedance is recommended.
- 2. Up to 4 signal Vias can share a single **GND** return Via.
- 3. CMC = Common-Mode-Choke. SW = Analog Switch
- 4. Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are made, they MUST be done as an offset to default values instead of overwriting those values.



# USB 3.0 Design Guidelines

The following requirements apply to the USB 3.0 PHY interfaces

Table 18. USB 3.0 Interface Signal Routing Requirements


Parameter  Specification  Data Rate / UI period  Max Number of Loads  Termination  Reference plane  Electrical Specification  Insertion Loss (IL)  Host  Type C  Type A  Device  Micro AB  Resonance Dip Frequency  TDR dip  Near-end Crosstalk (NEXT) @ DC to 5GHz  IL/NEXT Plot	5.0 / 200 1 90 differential GND  ≤ 2 ≤ 7 ≤ 1 > 8  >= 75 <=-45	Units  Gbps / ps  load Ω  dB  GHz  Ω  dB	On-die termination at TX & RX  @ 2.5GHz @ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout.  Using TDR pulse with Tr (10%-90%) = 200ps For each TX-RX NEXT
Data Rate / Ul period  Max Number of Loads  Termination  Reference plane  Electrical Specification  Insertion Loss (IL)  Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	1 90 differential GND ≤ 2 ≤ 7 ≤ 1 > 8	load Ω dB	@ 2.5GHz @ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Max Number of Loads  Termination  Reference plane  Electrical Specification  Insertion Loss (IL)  Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	1 90 differential GND ≤ 2 ≤ 7 ≤ 1 > 8	load Ω dB	@ 2.5GHz @ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Termination Reference plane  Electrical Specification  Insertion Loss (IL) Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	90 differential  GND  ≤ 2 ≤ 7 ≤ 1 > 8  >= 75	Ω dB GHz	@ 2.5GHz @ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Reference plane  Electrical Specification  Insertion Loss (IL)  Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip  Near-end Crosstalk (NEXT) @ DC to 5GHz	<pre>Self</pre>	dB GHz	@ 2.5GHz @ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Electrical Specification  Insertion Loss (IL)  Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	≤ 2 ≤ 7 ≤ 1 > 8	GHz Ω	@ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Insertion Loss (IL)  Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	≤ 7 ≤ 1 > 8 >= 75	GHz Ω	@ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Host Type C Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	≤ 7 ≤ 1 > 8 >= 75	GHz Ω	@ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Type A Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	≤ 7 ≤ 1 > 8 >= 75	GHz Ω	@ 2.5GHz @ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Device Micro AB Resonance Dip Frequency  TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	≤1 >8 >= 75	Ω	@ 2.5GHz The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout. Using TDR pulse with Tr (10%-90%) = 200ps
Resonance Dip Frequency  TDR dip  Near-end Crosstalk (NEXT) @ DC to 5GHz	> 8 >= 75	Ω	The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout.  Using TDR pulse with Tr (10%-90%) = 200ps
TDR dip Near-end Crosstalk (NEXT) @ DC to 5GHz	>= 75	Ω	layer transition or trace stub for co-layout.  Using TDR pulse with Tr (10%-90%) = 200ps
Near-end Crosstalk (NEXT) @ DC to 5GHz			Using TDR pulse with Tr (10%-90%) = 200ps
Near-end Crosstalk (NEXT) @ DC to 5GHz			
, , -	<=-45	dB	
, , -			
TO NEXT THE			S-parameter Plot
			-10 -20 -30 -40 -40 -40 -40 -40 -40 -40 -40 -40 -4
Trace Impedance Trace Impedance Reference plane Diff pair / Single Ended	85-90 / 45-55 GND	Ω	±15%
Trace Length/Skew	0.10		
Trace loss characteristic @ 2.5GHz	< 0.7	dB/in	The following max length is derived based on this characteristic. See Note 1.
Breakout Region Max trace length/delay	11 (73)	mm (ps)	Trace with minimum width and spacing
Max PCB Trace Length	11 (73)	11111 (p3)	Trace with minimum with and spacing
Host Device	152.3 (1014) 50.8 (334)	mm (ps)	
Max Within Pair (Intra-Pair) Skew	0.15 (1)	mm (ps)	Do trace length matching before hitting discontinuities
Differential pair uncoupled length	6.29 (41.9)	mm (ps)	
Trace Spacing – for TX/RX non-interleaving		" _	
TX-RX Xtalk is very critical in PCB trace routing. The ideal solu			erent layers.
If routing on the same layer, strongly recommend not interle			
If it is necessary to have interleaved routing in breakout, all			w the rule of inter-SNEXT
The breakout trace width is suggested to be the minimum to	increase inter-pair	spacing	
Do not perform serpentine routing for intra-pair skew comp	ensation in the brea	kout region	
Inter-pair spacing for minimizing FEXT  TX Inter-S <sub>FEXT</sub>	Inter-S <sub>NEXT</sub>	for min	pair spacing nimizing FEXT RX
	for minimizing		
	4.85x	Dielectric	- This is the recommended dimension for meeting
Min Inter-S <sub>NEXT</sub> Breakout	3x	height	NEXT requirement
(between TX/RX) Main-route	1x	Intra-pair	This is the recommended dimension for meeting     NEXT requirement
·		spacing	IN TAL REQUIREMENT



NVIDIA.			
		Inter-pair spacing	Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripfine structure
Max length Breakout Main-route	11 Max trace length - LBRK	mm	- All v alues are in terms of minimum dielectric height
Trace Spacing – for TX/RX interleaving			
Trace Spacing Pair-Pair (inter-pair) To plane & capacitor pad To unrelated high-speed signals  Via  Microstrip / Stripline Microstrip / Stripline	4x / 3x 4x / 3x 4x / 3x	dielectric	
Topology	- Y-nattern is		Y-pattern helps with
Topology	- Y-pattern is recommend - Keep sy mm	led	Xtalk suppression. It can also reduce the limit of pair-pair distance. Need review (NEXT/FEXT check) if via placement is not Y-pattern.
GND via	- Place groun sy mmetrica possible to vias - up to 4 sign diff pairs) co single GND	ally as data pair al vias (2 an share a	GND via is used to maintain return path, while its Xtalk suppression is limited
Max # of Vias PTH vias	A	+-+-  -	and less marks II amas
Micro Vias  Max Via Stub Length	0.4	mm	nnel loss meets IL spec long via stub requires review (IL & resonance dip check)
Serpentine	0.4	111111	long via stub requires review (it & resonance dip check)
Min bend angle	135	deg (α)	S1 must be taken care in order
Dimension Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	to consider Xtalk to adjacent pair
Added-on Components Placement Order	Chin AC annaite	- (TV -)	
	txp - Common mode choise	r (IX only) – co	mmon mode choke – ESD – Connector  CMC  SSD o Connector  CMC  CONNECTOR  CONN
AC Cap	T /	Т	
Value Min/Max	0.075 / 0.2	uF	Only required for TX pair when routed to connector
Location (max length to adjacent discontinuity)  Voiding	8 GND/PWR void un cap is preferred	der/above	Discontinuity is connector, via, or component pad  Voiding is required if AC cap size is 0603 or larger
ESD (the usage of ESD is optional. A design should include th		as a stuffing o	ption)
Preferred device			e.g. SEMTECH RClamp0524p
Max Junction capacitance (IO to GND) Footprint	0.8 Pad should be on not trace stub	pF the net –	IN.P OUT.P IN.N OUT.N Gnd
Location (max length to adjacent discontinuity)	8 (53)	mm (ps)	Discontinuity is connector, via, or component pad



#### **DVIDIA**



Note:

- Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the
  max trace lengths will need to be reduced.
- 2. Recommend trace length matching to <1ps before Vias or any discontinuity to minimize common mode conversion.
- 3. Place **GND** Vias as symmetrically as possible to data pair Vias.

#### Common USB Routing Guidelines

Guideline
If routing to USB device or USB connector includes a flex or 2 <sup>nd</sup> PCB, the total routing including all PCBs/flexes must be used for the max trace & skew
calculations.
Keep critical USB related traces away from other signal traces or unrelated power traces/areas or power supply components

### Table 19. Module USB 2.0 Signal Connections

Module Ball Name	Type	Termination	Description
USB[2:0]_D+	DIFF	90Ω common-mode chokes close to	USB Differential Data Pair: Connect to USB connector, Mini-Card
USB[2:0]_D-	1/0	connector. ESD Protection between choke	Socket, Hub or other device on the PCB.
		& connector on each line to GND	

#### Table 20. Miscellaneous USB 2.0 Signal Connections

Module Pin Name	Type	Termination	Description
USB0_VBUS_DET	Α	100kΩ resistor to GND. See reference	USB0 VBus Detect: Connect to VBUS pin of USB connector receiving
		design for VBUS power filtering.	USBO_+/— interface. Also connects to VBUS power supply if host mode
			supported.
USB0_OTG_ID	Α		USB Identification: Connect to ID pin of USB OTG connector receiving
			USB0_P/M interface.

### Table 21. USB 3.0 Signal Connections

Module Pin Name	Туре	Termination	Description
USB_SS0_TX+/- (USB 3.0 Port #0	DIFF	Series 0.1uF caps. Common-mode chokes &	USB 3.0 Differential Transmit Data Pairs: Connect
PEX_RFU_TX+/- (USB 3.0 Port #1	Out	ESD protection if these are used.	to USB 3.0 connectors, hubs or other devices on the
USB_SS1_TX+/- (USB 3.0 Port #2)			PCB.
USB_SS0_RX+/- (USB 3.0 Port #0	DIFF	If routed directly to a peripheral on the board,	USB 3.0 Differential Receive Data Pairs: Connect
PEX_RFU_RX+/- (USB 3.0 Port #1	In	AC caps are needed for the peripheral TX lines.	to USB 3.0 connectors, hubs or other devices on the
USB_SS1_RX+/- (USB 3.0 Port #2		Common-mode chokes & ESD protection, if	PCB.
		these are used.	

#### Table 22. Recommended USB observation (test) points for initial boards

Test Points Recommended	Location
One for each of the USB 2.0 data lines (D+/-)	Near the module connector & USB device. USB connector pins can serve as test points.
One for each of the USB 3.0 output lines used (TXn +/-)	Near USB device. USB connector pins can serve as test points




One for each of the USB 3.0 input lines (RX\_+/-)

Near the module connector.

#### **5.2 PCle**

Jetson TX2/TX2i contains a PCle (PEX) controller that supports up to 5 lanes, and 3 Root-Port (RP) controllers.

Figure 17. PCIe Connection Example



#### **PCIE Design Guidelines**

Table 23. PCIE Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Specification			
Data Rate / UI Period	5.0 / 200	Gbps / ps	2.5GHz, half-rate architecture
Configuration / Device Organization	1	Load	
Topology	Point-point		Unidirectional, differential



		_		
Termination	50	Ω	To <b>GND</b> Single Ended for P & N	
Impedance				
Trace Impedance differential / Single Ended	85 / 50	Ω	±15%. See note 1	
Reference plane	GND			
Spacing				
Trace Spacing (Stripline/Microstrip) Pair – Pair	3x / 4x	Dielectric		
To plane & capacitor pad	3x / 4x			
To unrelated high-speed signals	3x / 4x			
Length/Skew				
Trace loss characteristic @ 2.5GHz	< 0.7	dB/in	The following max length is derived based on this characteristic. See note 3	
Breakout region (Max Length)	41.9	ps	Minimum width and spacing. 4x or wider dielectric height spacing is preferred	
Max trace length	5.5 (880)	in (ps)		
Max PCB via distance from the BGA	41.9	ps	Max distance from BGA ball to first PCB via.	
PCB within pair (intra-pair) skew	0.15 (0.5)	mm (ps)	Do trace length matching before hitting discontinuities	
Within pair (intra-pair) matching between subsequent discontinuities	0.15 (0.5)	mm (ps)		
Differential pair uncoupled length	41.9	ps		
Via				
Via placement	Place <b>GND</b> vias as sym	metrically as possible to	data pair vias. GND via distance should be placed	
	less than 1x the diff pair via pitch			
Max # of Vias PTH Vias	2 for TX traces & 2 for			
Micro-Vias	No requirement			
Max Via stub length	0.4	mm	Longer via stubs would require review	
Routing signals over antipads	Not allowed			
AC Cap				
Value Min/Max	0.075 / 0.2	uF	Only required for TX pair when routed to connector	
Location (max length to adjacent discontinuity)	8	mm	Discontinuity such as edge finger, component pad	
Voiding	Voiding the plane direct mils larger than the parecommended.			
Serpentine				
Min bend angle	135	deg (a)	S1 must be taken care in	
Dimension Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	order to consider Xtalk to adjacent pair	
MIsc.				
Routing signals over antipads	Not allowed			
Routing overvoids	When signal pair appro	aches Vias, the maxima	I trace length across the void on the plane is 50mil.	
Connector	· · · · · · · · · · · · · · · · · · ·			
Voiding	Voiding the plane directly under the pad 5.7 mils larger than the pad size is recommended.			
Keep critical PCIe traces such as PEX_TX/RX, TERMF	etc. away from other sig	nal traces or unrelated	power traces/areas or power supply components	

Note:

- 1. The PCIe spec. has  $40-60\Omega$  absolute min/max trace impedance, which can be used instead of the  $50\Omega$ ,  $\pm 15\%$ .
- 2. If routing in the same layer is necessary, route group TX & RX separately without mixing RX/TX routes & keep distance between nearest TX/RX trace & RX to other signals 3x RX-RX separation.
- 3. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 4. Do length matching before Via transitions to different layers or any discontinuity to minimize common mode conversion.



#### Table 24. PCIE Signal Connections

Module Pin Name	Туре	Termination	Description
PCIe Interface #0 (x1 default	configuratio	n – x4 optional.	
PEX0_TX+/- (Lane 0) USB_SS1_TX+/- (Lane 1) PEX2_TX+/- (Lane 2) PEX_RFU_TX+/- (Lane 3)	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX_P/N pins of PCIe connector or RX_P/N pin of PCIe device through AC cap according to supported configuration. Default configuration (x1) uses only Lane 0.
PEXO_RX_+/- (Lane 0) USB_SS1_RX+/- (Lane 1) PEX2_RX+/- (Lane 2) PEX_RFU_RX+/- (Lane 3)	DIFFIN	Series 0.1uF capacitors if device on main PCB.	<b>Differential Receive Data Pairs:</b> Connect to <b>RX_P/N</b> pins of PCIe connector or <b>TX_P/N</b> pin of PCIe device through AC cap according to supported configuration. Default configuration (x1) uses only Lane 0.
PEXO_REFCLK+/-	DIFF OUT		<b>Differential Reference Clock Output:</b> Connect to <b>REFCLK_P/N</b> pins of PCIe device/connector
PEX0_CLKREQ#	1/0	56KΩ pullup to VDD_3V3_SYS on each line	PEX Clock Request for PEXO_REFCLK: Connect to CLKREQ pin on device/connector.
PEXO_RST#	0	(exists on the module)	PEX Reset: Connect to PERST pin on device/connector.
PCIe Interface #1 (x1) – (Shar	ed with PCIe	e Interface #0 lane 2)	
PEX2_TX+/-	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX+/- pins of PCIe connector or RX_+/- pin of PCIe device through AC cap according to supported configuration.
PEX2_RX+/-	DIFF IN	Series 0.1uF capacitors if device on main PCB.	Differential Receive Data Pairs: Connect to RX_+/- pins of PCIe connector or TX_+/- pin of PCIe device through AC cap according to supported configuration.
PEX2_REFCLK+/-	DIFF OUT		<b>Differential Reference Clock Output</b> : Connect to <b>REFCLK_+/</b> – pins of PCIe device/connector.
PEX2_CLKREQ#	1/0	56KΩ pullup to VDD_3V3_SYS on each line	PEX Clock Request for PEX2_REFCLK: Connect to CLKREQ pin on device/connector(s)
PEX2_RST#	0	(exists on the module)	PEX Reset: Connect to PERST pin on device/connector.
PCIe Interface #2 (x1) – Muxe	ed with USB	3.0 Port #0 on USB_SS0	
PEX1_TX+/-	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX+/- pins of PCIe connector or RX_+/- pin of PCIe device through AC cap according to supported configuration.
PEX1_RX+/-	DIFF IN	Series 0.1uF capacitors if device on main PCB.	<b>Differential Receive Data Pairs:</b> Connect to <b>RX_+/</b> – pins of PCIe connector or TX_+/– pin of PCIe device through AC cap according to supported configuration.
PEX1_REFCLK+/-	DIFF OUT		<b>Differential Reference Clock Output:</b> Connect to <b>REFCLK_+/</b> – pins of PCIe device/connector
PEX1_CLKREQ#	1/0	56KΩ pullup to VDD_3V3_SYS on each line (exists on the module)	PEX Clock Request for PEX1_REFCLK: Connect to CLKREQ pin on device/connector(s)
PEX1_RST#	0		PEX Reset: Connect to PERST pin on device/connector(s)
PEX_WAKE#	I	56KΩ pullup to VDD_3V3_SYS (exists on the module)	PEX Wake: Connect to WAKE pins on devices or connectors

Note: Check "Supported USB 3.0, PEX & SATA Interface Mappings" tables earlier in this section for PCIE IF mapping options.


Table 25. Recommended PCIe observation (test) points for initial boards

Test Points Recommended	Location
One for each of the PCIe TX_+/— output lines used.	Near PCIe device. Connector pins may serve as test points if accessible.
One for each of the PCIe RX_+/— input lines used.	Near the module connector.



A Gen 2 SATA controller is implemented on Jetson TX2/TX2i. The interface is brought to the module connector as shown in the figure below.

Figure 18. SATA Connection Example



#### **SATA Design Guidelines**

Table 26. SATA Signal Routing Requirements

Parameter		Requirement	Units	Notes	
Specification		•	•	•	
Max Frequency Bit Rate / UI		3.0 / 333.3	Gbps / ps	1.5GHz	
Topology	Point to point		Unidirectional, differential		
Configuration / Device Organization	1	load			
Max Load (per pin)	0.5	pf			
Termination	100	Ω	On die termination		
Impedance		•	•	•	
Reference plane	GND				
Trace Impedance Differ	ential Pair / Single Ended	95 / 45-55	Ω	±15%	
Spacing		•	•		
Trace Spacing					
Pair-to-pair (inter-pair)	Stripline / Microstrip	3x / 4x	Dielectric		
To plane & capacitor pad	Stripline / Microstrip	3x / 4x			
To unrelated high-speed signals	Stripline / Microstrip	3x / 4x			
Length/Skew					
Breakout region	Max Length	41.9	ps	4x or wider dielectric height spacing is	
	Spacing	Min width/spacing		preferred	
Max Trace Length/Delay	76.2 (480)	Mm (ps)			
Max PCB Via distance from pin	6.29 (41.9)	mm (ps)			
Max Within Pair (Intra-Pair) Skew	0.15 (0.5)	mm (ps)			
Intra-pair matching between subseque	0.15 (0.5)	mm (ps)	Do trace length matching before hitting discontinuities		
Differential pair uncoupled length	6.29 (41.9)	mm (ps)			
AC Cap		•	•		
AC Cap Value	typical (max)	0.01 (0.012)	uF		
AC Cap Location (max distance from ac	8 (53.22)	mm (ps)	The AC cap location should be located as close as possible to nearby discontinuities.		
Via					



Parameter	Requirement	Units	Notes		
GND Via Placement	Place ground vias as symmetrically as possible to data pair vias				
	GND via distance should be placed less than 1x the diff pair via pitch				
Max# of vias	3		If all are through-hole		
Via stub length	< 0.4	mm			
Voiding		ı			
AC cap pad voiding	Voiding the plane directl	v under the nad	d 3-4 mils larger than the pad size is		
The cup but voiding	recommended	y under the put	as it initializes that the pad size is		
Connector voiding (Required)	The size of voiding can b	e same as the s	ize of pin pad		
	,				
ESD	•				
ESD protection device (Optional)	Type: SEMTECH RClamp0524p. Place ESD component near connector.				
	A design may include the	e footprints for	ESD as a stuffing option. The junction		
			signal integrity, so it's important to choose		
			e and whose package design is optimized		
	for high speed links. The	SEMTECH ESD	Rclamp0524p has been well verified with		
	its 0.3pF capacitance.				
Max distance from ESD Device to Connector	8 (53)	mm (ps)			
Recommended ESD layout					
	IN_P¶ OUT_P¶				
	IN_N¶ OUT_N¶	IN_P¶	OUT_P¶		
	Gnd				
		IN N	OUT N		
		11-11	o o		
	RClamp0524P "				
Choke					
Preferred device			Type: TDK ACM2012D-900-2P. Only if		
			needed. Place near connector. Refer t		
			Common Mode Choke Requirement		
			section.		
Location - Max distance from to adjacent discontinuities - ex,	8 (53)	mm (ps)	TDK ACM2012D-900-2P		
connector, AC cap)	0 (55)	11111 (p3)	10000 100000 100000 100000 100000 100000 100000 100000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 100000 10000 10000 10000 10000 10000 10000 10000 10000 10000 1000		
Common-mo de impe dance @ 100MHz Min/Max	65/90	Ω	-		
	•		1000		
Max Rdc	0.3	Ω	a a		
Differential TDR impedance	90	Ω @T <sub>R</sub> -	Common mode		
		200ps	Ded 100		
		(10%-90%)	Differential		
Min Sdd21 @ 2.5GHz	2.22	dB	10 Dillerentian		
Max Scc21 @ 2.5GHz	19.2	dB			
-			1 1 10 100 1000		
Serpentine			Frequency(MHz)		
Min bend angle	135	deg (a)	S1 must be		
Dimension Min A Spacing	4x	Trace width	taken care in		
Min A Spacing Min B, C Length	1.5x	mace width	order to		
=					
Min Jog Width	3x		consider Xtalk		
	1		to adjacent pair		
	1		>3w		
			S S1 < 2 S		
MIsc.	1	1			
Routing overvoids	Where signal pair approaches Vias, maximal trace length across voice				
<del>-</del>					
N	on plane is 1.27mm		0.21 =v/by 2.22 = 2.22		
Noise Coupling	Keep critical SATA related traces such as SATA_TX/RX, SATA_TERM etc. away fro other signal traces or unrelated power traces/areas or power supply components				
			/		

 $If routing to SATA\ device\ or\ SATA\ connector\ includes\ a\ flex\ or\ 2^{nd}\ PCB, the\ total\ routing\ including\ all\ PCBs/flexes\ must be\ used$ Note: for the max trace & skew calculations



# Table 27. SATA Signal Connections

Module Pin Name	Туре	Termination	Description	
SATA_TX+/-	DIFF OUT	Series 0.01uF Capacitor	Differential Transmit Data Pair: Connect to SATA+/- pins of SATA	
			device/connector through termination (capacitor)	
SATA_RX+/-	DIFF IN	Series 0.01uF Capacitor	Differential Receive Data Pair: Connect to SATA+/- pins of SATA	
			device/connector through termination (capacitor)	
SATA_DEV_SLP	0	1.8V to 3.3V level shifter	SATA Device Sleep: Connect through level shifter to matching pin	
			on device or connector (pin 10 of Connector show in example).	

#### Table 28. Recommended SATA observation (test) points for initial boards

Test Points Recommended	Location			
One for each of the SATA_TX_+/- output lines.	Near SATA device. Connector pins may serve as test points if accessible.			
One for each of the SATA_RX_+/- input lines.	Near the module connector.			



# 6.0 GIGABIT ETHERNET

Jetson TX2/TX2i integrates a BCM54610C1IMLG Ethernet PHY. The magnetics & RJ45 connector are implemented on the Carrier board. Contact Broadcom for the Carrier board placement/routing guidelines.

Table 29. Gigabit Ethernet Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on Carrier Board	Direction	Pin Type
E47	GBE_LINK_ACT#	-	GbE RJ45 connector Link ACT (LED0)	LAN	Output	CMOS – 3.3V tolerant
F50	GBE_LINK100#	-	GbE RJ45 connector Link 100 (LED1)		Output	
F46	GBE_LINK1000#	-	GbE RJ45 connector Link 1000 (LED2)		Output	
E49	GBE_MDI0-	-	GbE Transformer Data 0-		Bidir	MDI
E48	GBE_MDI0+	-	GbE Transformer Data 0+		Bidir	
F48	GBE_MDI1-	-	GbE Transformer Data 1–		Bidir	
F47	GBE_MDI1+	-	GbE Transformer Data 1+		Bidir	
G49	GBE_MDI2-	-	GbE Transformer Data 2–		Bidir	
G48	GBE_MDI2+	-	GbE Transformer Data 2+		Bidir	
H48	GBE_MDI3-	-	GbE Transformer Data 3-		Bidir	
H47	GBE_MDI3+	_	GbE Transformer Data 3+		Bidir	

Figure 19. Ethernet Connections





Figure 20. Gigabit Ethernet Magnetics & RJ45 Connections



Note: The connections above match those used on the carrier board and are shown for reference.



### Table 30. Ethernet MDI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Reference plane	GND		
Trace Impedance Diff pair / Single Ended	100 / 50	Ω	±15%. Differential impedance target is 100 $\!\Omega$ . 90 $\!\Omega$ can be used if 100 $\!\Omega$ is not achievable
Min Trace Spacing (Pair-Pair)	0.763	mm	
Max Trace Length	109 (690)	mm (ps)	
Max Within Pair (Intra-Pair) Skew	0.15 (1)	mm (ps)	
Number of Vias	minimum		Ideally there should be no vias, but if required for breakout to Ethernet controller or magnetics, keep very close to either device.

### Table 31. Ethernet Signal Connections

Module Pin Name	Туре	Termination	Description
GBE_MDI[3:0]+/-	DIFF	ESD device to GND per signal	Gigabit Ethernet MDI IF Pairs: Connect to Magnetics +/- pins
	1/0		
GBE_LINK_ACT	0	681Ω series resistor & 0.1uF capacitor to <b>GND</b>	Gigabit Ethernet ACT: Connect to LED1C on Ethernet connector.
GBE_LINK100	0	$681\Omega$ series resistor & 0.1uF capacitor to <b>GND</b> .	Gigabit Ethernet Link 100: Connect to LED2C on Ethernet connector.
		$10k\Omega$ Pull-down to <b>GND</b> (exists on the module)	Pulldown part of strapping to use 3.3V PHY mode.
GBE_LINK1000	0	$681\Omega$ series resistor & 0.1uF capacitor to <b>GND</b>	Gigabit Ethernet Link 1000: Connect to Link 1000 LED on conn.
GBE_CTREF	na		Not used

### Table 32. Recommended Gigabit Ethernet observation (test) points for initial boards

Test Points Recommended	Location
One for each of the MDI[3:0]+/- lines.	Near the module connector & Magnetics device.



Jetson TX2/TX2i designs can select from several display options including MIPI DSI & eDP for embedded displays, and HDMI or DP for external displays. Three display controllers are available, so the possible display combinations are:

- DP/HDMI + eDP + single/dual-link-DSI
- DP/HDMI + single-link-DSI + single-link-DSI
- DP/HDMI + DP/HDMI + single/dual-link-DSI

Table 33. Display General Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on Carrier Board	Direction	Pin Type
A26	GSYNC_HSYNC	GPIO_DIS4	GSYNC Horizontal Sync		Output	CMOS – 1.8V
A27	GSYNC_VSYNC	GPIO_DIS2	GSYNC Vertical Sync		Output	CMOS-1.8V
A25	LCD_TE	GPIO_DIS1	Display Tearing Effect		Input	CMOS-1.8V
B26	LCD_VDD_EN	GPIO_EDP0	Display VDD Enable	Display Connector	Output	CMOS-1.8V
B28	LCD_BKLT_EN	GPIO_DIS3	Display Backlight Enable		Output	CMOS-1.8V
B27	LCD0_BKLT_PWM	GPIO_DIS0	Display Backlight PWM 0		Output	CMOS – 1.8V
A24	LCD1_BKLT_PWM	GPIO_DIS5	Display Backlight PWM 1		Output	CMOS-1.8V

### 7.1 MIPI DSI

Jetson TX2/TX2i supports eight total MIPI DSI data lanes. Each data lane has a peak bandwidth up to 1.5Gbps. The lanes can be configured in Dual Link & Split Link modes. The following configurations are possible:

Dual Link Mode (Up to 8 PHY lanes):

- DSI-A (1x4) + DSI-C (1x4) to single display
- DSI-A (1x4) to one display, DSI-C (1x4) to a second display

Split Link Mode (Up to 8 PHY lanes):


- Two Links with 1-lane each: DSI-A(1x1) + DSI-B (1x1) or DSI-C (1x1) + DSI-D (1x1)
- Two Links with 2-lane each: DSI-A(1x2) + DSI-B (1x2) or DSI-C (1x2) + DSI-D (1x2)
- Four Links with 1-lane each: DSI-A(1x1) + DSI-B (1x1) + DSI-C (1x1) + DSI-D (1x1)
- Four Links with 2-lane each: DSI-A(1x2) + DSI-B (1x2) + DSI-C (1x2) + DSI-D (1x2)

Table 34. DSI Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on Carrier Board	Direction	Pin Type
G34	DSIO_CLK-	DSI_A_CLK_N	Display, DSI 0 Clock-		Output	
G33	DSI0_CLK+	DSI_A_CLK_P	Display, DSI 0 Clock+		Output	
F35	DSI0_D0-	DSI_A_D0_N	Display, DSI 0 Data 0-		Output	
F34	DSI0_D0+	DSI_A_D0_P	Display, DSI 0 Data 0+		Output	
H33	DSIO_D1-	DSI_A_D1_N	Display, DSI 0 Data 1-		Output	
H32	DSI0_D1+	DSI_A_D1_P	Display, DSI 0 Data 1+		Output	
D34	DSI1_CLK-	DSI_B_CLK_N	Display DSI 1 Clock-		Output	
D33	DSI1_CLK+	DSI_B_CLK_P	Display DSI 1 Clock+		Output	
C35	DSI1_D0-	DSI_B_D0_N	Display, DSI 1 Data 0-		Output	
C34	DSI1_D0+	DSI_B_D0_P	Display, DSI 1 Data 0+		Output	
E33	DSI1_D1-	DSI_B_D1_N	Display, DSI 1 Data 1–		Output	
E32	DSI1_D1+	DSI_B_D1_P	Display, DSI 1 Data 1+	Display Connector	Output	MIPI D-PHY
G31	DSI2_CLK-	DSI_C_CLK_N	Display DSI 2 Clock–	Display Conflector	Output	ואוויו ט-ייחוז
G30	DSI2_CLK+	DSI_C_CLK_P	Display DSI 2 Clock+		Output	
F32	DSI2_D0-	DSI_C_D0_N	Display, DSI 2 Data 0-		Output	
F31	DSI2_D0+	DSI_C_D0_P	Display, DSI 2 Data 0+		Output	
H30	DSI2_D1-	DSI_C_D1_N	Display, DSI 2 Data 1–		Output	
H29	DSI2_D1+	DSI_C_D1_P	Display, DSI 2 Data 1+		Output	
D31	DSI3_CLK-	DSI_D_CLK_N	Display DSI 3 Clock-		Output	
D30	DSI3_CLK+	DSI_D_CLK_P	Display DSI 3 Clock+		Output	
C32	DSI3_D0-	DSI_D_D0_N	Display, DSI 3 Data 0-		Output	
C31	DSI3_D0+	DSI_D_D0_P	Display, DSI 3 Data 0+		Output	
E30	DSI3_D1-	DSI_D_D1_N	Display, DSI 3 Data 1-		Output	
E29	DSI3_D1+	DSI_D_D1_P	Display, DSI 3 Data 1+		Output	



Figure 21: DSI Dual Link Connections



Note: If EMI/ESD devices are necessary, they must be tuned to minimize impact to signal quality, which must meet the DSI spec. requirements for the frequencies supported by the design.

Figure 22: DSI Split Link Connections







Figure 23: Display Backlight/Control Connections



### MIPI DSI / CSI Design Guidelines

Table 35. MIPI DSI & CSI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max Frequency/Data Rate (per data lane) HS (I	DSI) 0.75 / 1.5	GHz/Gbps	
HS (	CSI) 1.25 / 2.5	MHz	
	LP 10		
Number of Loads	1	load	
Max Loading (per pin)	10	pF	
Reference plane	GND		See Note 1
Breakout Region Impedance (Single Ended)	45-50	Ω	±15%
Max PCB breakout delay	48	ps	
Frace Impedance Diff pair / Single En	ded 90-100 / 45-50	Ω	
/ia proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See Note 2
Frace spacing Microstrip / Strip	oline 2x / 2x	dielectric	
Max Trace Delay 1 G	ibps 1100	mm (ps)	See Note 3
1.5 G	ibps 800		
2.5 G	ibps 350		
Max Intra-pair Skew	1	ps	See Note 3
Max Trace Delay Skew between <b>DQ</b> & <b>CLK</b>	5	ps	See Note 3

traces/areas or power supply components

Note:

- If **PWR**, 0.01uF decoupling cap required for return current
- Up to 4 signal Vias can share a single GND return Via 2.
- If routing to device includes a flex or 2nd PCB, the max trace & skew calculations must include all the PCBs/flex routing

#### MIPI DSI / CSI Connection Guidelines

Table 36. MIPI DSI Signal Connections

Module Pin Name	Туре	Termination	Description
DSI[3:0]_CK+/-	DIFF OUT		DSI Differential Clocks: Connect to CLKn & CLKp pins of receiver. See
			connection diagrams for Dual & Split Link Mode configurations.
DSI[3:0]_D[1:0]+/-	DIFF OUT		DSI Differential Data Lanes: Connect to Dn & Dp pins of DSI display. See
			connection diagrams for Dual & Split Link Mode configurations.
LCD_TE	1		LCD Tearing Effect: Connect to LCD Tearing Effect pin if supported
LCD_BL_EN	0		LCD Backlight Enable: Connect to LCD backlight solution enable if supported
LCD[1:0]_BKLT_PWM	0		LCD Backlight Pulse Width Modulation: Connect to LCD backlight solution PWM
			input if supported
LCD_VDD_EN	0		LCD Power Enable: Connect as necessary to enable appropriate Display power
			supply(ies).

Table 37. Recommended DSI observation (test) points for initial boards

Test Points Recommended	Location
One for each signal line.	Near display. Panel connector pins can be used if accessible.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces



Jetson TX2/TX2i includes two interfaces (DP0 & DP1). Both support eDP / DP or HDMl. See Jetson TX2/TX2i Data Sheet for the maximum resolution supported.

Table 38. HDMI / eDP / DP Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
B34	DP0_AUX_CH-	DP_AUX_CH0_N	Display Port 0 Aux-or HDMI DDCSDA		Bidir	AC-Coupled on Carrier
B35	DP0_AUX_CH+	DP_AUX_CHO_P	Display Port 0 Aux+ or HDMI DDC SCL		Bidir	Board (eDP/DP) or Open- Drain, 1.8V (3.3V tolerant - DDC/I2C)
H38	DP0_TX0-	HDMI_DP0_TXDN2	DisplayPort 0 Lane 0- or HDMI Lane 2-	]	Output	
H39	DP0_TX0+	HDMI_DP0_TXDP2	DisplayPort 0 Lane 0+ or HDMI Lane 2+		Output	
F37	DP0_TX1-	HDMI_DP0_TXDN1	DisplayPort 0 Lane 1– or HDMI Lane 1–	Display Connector	Output	
F38	DP0_TX1+	HDMI_DP0_TXDP1	DisplayPort 0 Lane 1+or HDMI Lane 1+	] ' '	Output	AC-Coupled on carrier
G36	DP0_TX2-	HDMI_DP0_TXDN0	DisplayPort 0 Lane 2– or HDMI Lane 0–		Output	board
G37	DP0_TX2+	HDMI_DP0_TXDP0	DisplayPort 0 Lane 2+ or HDMI Lane 0+	_	Output	
H35	DP0_TX3-	HDMI_DP0_TXDN3	DisplayPort 0 Lane 3– or HDMI Clk Lane–		Output	
H36	DP0_TX3+	HDMI_DP0_TXDP3	DisplayPort 0 Lane 3+ or HDMI Clk Lane+		Output	
B36	DP0_HPD	DP_AUX_CH0_HPD	Display Port 0 Hot Plug Detect		Input	CMOS-1.8V
A34	DP1_AUX_CH-	DP_AUX_CH1_N	Display Port 1 Aux-or HDMI DDCSDA		Bidir	AC-Coupled on Carrier
A35	DP1_AUX_CH+	DP_AUX_CH1_P	Display Port 1 Aux+ or HDMI DDC SCL		Bidir	Board (eDP/DP) or Open- Drain, 1.8V (3.3V tolerant - DDC/I2C)
E38	DP1_TX0-	HDMI_DP1_TXDN2	DisplayPort 1 Lane 0– or HDMI Lane 2–		Output	
E39	DP1_TX0+	HDMI_DP1_TXDP2	DisplayPort 1 Lane 0+ or HDMI Lane 2+		Output	
C37	DP1_TX1-	HDMI_DP1_TXDN1	DisplayPort 1 Lane 1– or HDMI Lane 1–		Output	
C38	DP1_TX1+	HDMI_DP1_TXDP1	DisplayPort 1 Lane 1+ or HDMI Lane 1+	HDMI Type A Conn.	Output	AC-Coupled on carrier
D36	DP1_TX2-	HDMI_DP1_TXDN0	DisplayPort 1 Lane 2– or HDMI Lane 0–		Output	board
D37	DP1_TX2+	HDMI_DP1_TXDP0	DisplayPort 1 Lane 2+ or HDMI Lane 0+		Output	
E35	DP1_TX3-	HDMI_DP1_TXDN3	DisplayPort 1 Lane 3– or HDMI Clk Lane–		Output	
E36	DP1_TX3+	HDMI_DP1_TXDP3	DisplayPort 1 Lane 3+ or HDMI Clk Lane+	_	Output	
A33	DP1_HPD	DP_AUX_CH1_HPD	Display Port 1 Hot Plug Detect	_	Input	CMOS – 1.8V
B33	HDMI_CEC	HDMI_CEC	HDMI CEC		Bidir	Open Drain, 3.3V


Note: In the Connection figures & tables, the "x" in the signal/power rail names indicates that the interface can come from either HDMI\_DP0 or HDMI\_DP1. The interface must include only signals from one or the other (not mixed).

Table 39. DP/HDMI Pin Mapping

Module Pin Name	Module Pin #s	Tegra Pin Name	Tegra Pin #s	HDMI	DP
DP0					
DP0_TX0+	H39	HDMI_DP0_TXDP2	E4	TX2+	TX0+
DP0_TX0-	H38	HDMI_DP0_TXDN2	E5	TX2-	TX0-
DP0_TX1+	F38	HDMI_DP0_TXDP1	C3	TX1+	TX1+
DP0_TX1-	F37	HDMI_DP0_TXDN1	В3	TX1-	TX1-
DP0_TX2+	G37	HDMI_DP0_TXDP0	A3	TX0+	TX2+
DP0_TX2-	G36	HDMI_DP0_TXDN0	B4	TX0-	TX2-
DP0_TX3+	H36	HDMI_DP0_TXDP3	C1	TXC+	TX3+
DPO_TX3-	H35	HDMI_DP0_TXDN3	C2	TXC-	TX3-
DP1					
DP1_TX0+	E39	HDMI_DP1_TXDP2	A5	TX2+	TX0+
DP1_TX0-	E38	HDMI_DP1_TXDN2	A6	TX2-	TX0-
DP1_TX1+	C38	HDMI_DP1_TXDP1	C5	TX1+	TX1+
DP1_TX1-	C37	HDMI_DP1_TXDN1	B5	TX1-	TX1-
DP1_TX2+	D37	HDMI_DP1_TXDP0	D5	TX0+	TX2+
DP1_TX2-	D36	HDMI_DP1_TXDN0	D6	TX0-	TX2-
DP1_TX3+	E36	HDMI_DP1_TXDP3	C6	TXC+	TX3+
DP1_TX3-	E35	HDMI_DP1_TXDN3	В6	TXC-	TX3-



Figure 24: eDP / DP Connection Example



- 1. A Level shifter is required on HPD to avoid the pin from being driven when the module is off. The level shifter must be non-inverting (preserve the polarity of the HPD signal from the display).
- 2. Pull-up/downonly required for DP not for eDP.
- 3. If EMI devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & electrical requirements of the DisplayPort specification for the modes to be supported. Any ESD solution must also maintain signal integrity & meet the DisplayPort requirements for the modes to be supported.

#### **eDP** Routing Guidelines

Figure 25: eDP / DP (Differential Main Link) Topology




Table 40. eDP / DP Main Link Signal Routing Requirements (Including DP\_AUX)

Parameter		Requirement	Units	Notes
Specification			•	
Max Data Rate / Min UI	HBR2	5.4 / 185	Gbps / ps	Per data lane
	HBR	2.7 / 370		
	RBR	1.62 / 617		
Number of Loads / Topolo	ogy	1	load	Point-Point, Differential, Unidirectional
Termination		100	Ω	On die at TX/RX
Electrical Spec				
Insertion Loss	<b>E-HBR</b> @ 0.675GHz	<=0.7	dB	
	<b>PBR</b> 0.68GHz	<=0.7	dB	
	<b>HBR</b> 1.35GHz	<=1.2	dB	
	HBR2 @ 2.7GHz	<=2.4	dB	
Resonance dip frequency		>8	GHz	
TDR dip		>85	Ω	@ Tr-200ps (10%-90%)
FEXT	@ DC	<= -40dB	IL/FEXT plot – up t	o HBR2
	@ 2.7GHz	<= -30dB		



I IVIDIA.			
Parameter	Requirement	Units	Notes
Impedance		0 27GW -5 II 5pec -10 -15 -20 -25 PSFEXT SPEC -30 -35 -40 -45 -50 -55 -60 0 1 2 3 4	S-parameter Plot  5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Freq. (GHz)
Impedance		2 /	
Trace Impedance Diff pair	100 90 85	Ω (±10%)	<ul> <li>100Ω is the spec. target. 95/85Ω are implementation options (Zdiff does not account for trace coupling)</li> <li>95Ω should be used to support DP-HDMI colay out as HDMI 2.0 requires 100Ω impedance (see HDMI section for addition of series resistor R<sub>S</sub>).</li> <li>85Ω can be used if eDP/DP only &amp; is preferable as it can provide better trace loss characteristic performance. See Note 1.</li> </ul>
Reference Plane	GND		
Trace Length, Spacing & Skew			
Trace loss characteristic @ 2.7GHz	< 0.81	dB/in	The following max length is derived based on this characteristic. See note 2.
Max PCB Via dist. from module conn. RBR/HBR HBR2	No requirement 7.63 (0.3)	mm (in)	
Max trace length from module to connector  RBR/HBR (Stripline / Microstrip)  HBR2 (Stripline)  HBR2 (Microstrip, 5x / 7x)	165 (1137.5)/(975) 101.6 (700) 89 (525) / 101.6 (600)	mm (ps)	175ps/inch assumption for Stripline, 150ps/inch for Microstrip.
Trace spacing (Pair-Pair) Stripline Microstrip (HBR/RBR) Microstrip (HBR2)	3x 4x 5x to 7x	dielectric	
Trace spacing Stripline/Microstrip (Main Link to AUX)	3x / 5x	dielectric	
Max Intra-pair (within pair) Skew	0.15 (1)	mm (ps)	<ul> <li>Do not perform length matching within breakout region</li> <li>Do trace length matching before hitting discontinuity (i.e. matching to &lt;1ps before the viasor any discontinuity to minimize common mode conversion).</li> </ul>
Max Inter-pair (pair-pair) Skew	150	ps	
Via			
Max <b>GND</b> transition Via distance	<1x	diff pair pitch	For signals switching reference layers, add symmetrical <b>GND</b> stitching Via near signal Vias.
Via Structure			
Impedance dip	≥97 ≥92	Ω @ 200ps Ω @ 35ps	The via dimension must be required for the HDMI- DP co-layout condition.
Recommended via dimens ion Drill/Pad for impedance control Antipad Via pitch	200/400 >840 ≥880	um um um	
·			



Parameter		Requirement	Units	Notes
Topology		<ul> <li>Y-pattern is recomendated in the secondary of the secondary o</li></ul>	using the Y-pattern. it of pair-pair	
		For in-line via, the distan lane to the adjacent via to 1.2mm center-center.		-1.2mm
<b>GND</b> via		Place <b>GND</b> via as symme data pair vias. Up to 4 si pairs) can share a single	gnal vias (2 diff	<b>GND</b> via is used to maintain return path, while its Xtalk suppression is limited
Max # of Vias	PTH vias Micro Vias	4 if all vias are PTH via Not limited as long as to meets IL spec	tal channel loss	
Max Via Stub Length		0.4	mm	
Serpentine				
Min bend angle		135	deg (a)	S1 must be taken care in
Dimension	Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	order to consider Xtalk to adjacent pair
AC Cap				
Value		0.1	uF	Discrete 0402
Max Dist. from A C cap to connect or	RBR/HBR HBR2	No requirement 0.5	in	
Voiding	RBR/HBR HBR2	No requirement Voiding required		HBR2: Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended.
Connector				
Voiding	RBR/HBR HBR2	No requirement Voiding required		HBR2: Standard DP Connector: Voiding requirement is stack-up dependent. For typical stack-ups, voiding on the layer under the connector pad is required to be 5.7mil larger than the connector pad.
Keep critical eDP related trac power supply components	es including differentia	I clock/data traces & RSET	trace away from othe	r signal traces or unrelated power traces/areas or

#### Notes: 1.

- 1. For eDP/DP, the spec puts a higher priority on the trace loss characteristic than on the impedance. However, before selecting 85Ω for impedance, it is important to make sure the selected stack-up, material & trace dimension can achieve the needed low loss characteristic.
- 2. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 3. The average of the differential signals is used for length matching.
- 4. Do not perform length matching within breakout region. Recommend doing trace length matching to <1ps before Vias or any discontinuity to minimize common mode conversion



Table 41. eDP Signal Connections

Module Pin Name	Type	Termination	Description
DPx_TX[3:0]+/-	0	Series 0.1uF capacitors on all lines	eDP/DP Differential CLK/Data Lanes: Connect to matching pins on display
			connector. See DP/HDMI Pin Mapping & connection diagram for details.
DPx_AUX+/-	I/OD	Series 0.1uF capacitors	eDP/DP: Auxiliary Channels: Connect to AUX_CH+/- on display connector.
DPx_HPD	I		eDP/DP: Hot Plug Detect: Connect to HPD pin on display connector.

Table 42. Recommended eDP/DP observation (test) points for initial boards

Test Points Recommended	Location
One for each signal line.	Near display connector. Connector pins can be used if accessible.


Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces

#### 7.2.2 HDMI

A standard DP 1.2a or HDMI V2.0 interface is supported. These share the same set of interface pins, so either Display Port or HDMI can be supported natively. Dual-Mode DisplayPort(DP++ ) can be supported, in which the DisplayPort connector logically outputs TMDS signaling to a DP-to-HDMI dongle.

#### 7.2.3 HDMI

Figure 26: HDMI Connection Example




Note:

- 1. Level shifters required on DDC/HPD. Jetson TX2/TX2i pads are not 5V tolerant & cannot directly meet HDMI  $V_{IL}/V_{IH}$  requirements. HPD level shifter can be non-inverting or inverting.
- 2. If EMI/ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & electrical requirements of the HDMI specification for the modes to be supported. See requirements & recommendations in the related sections of the HDMI Interface Signal Routing Requirements table.
- 3. The HDMI\_DP\_TXx pads are native DP pads & require series AC capacitors (AC<sub>CAP</sub>) & pull-downs (R<sub>PD</sub>) to be HDMI compliant. The 499Ω, 1% pull-downs must be disabled when Tegra is off to meet the HDMI V<sub>OFF</sub> requirement. The enable to the FET, enables the pull-downs when the HDMI interface is to be used. Chokes between pull-downs & FET are required for Standard Technology designs and recommended for HDI designs.
- 4. Series resistors R<sub>S</sub> are required. See the R<sub>S</sub> section of the HDMI Interface Signal Routing Requirements table for details.
- 5. Tegra supports a single CEC controller that can be associated with one of the display output heads.



Figure 27: HDMI Clk/Data Topology



- 1.  $R_{PD}$  pad must be on the main trace.  $R_{PD}$  &  $AC_{CAP}$  must be on same layer.
- 2. Chokes ( $600\Omega@100MHz$ ) or narrow traces (1uH@DC-100MHz) between pull-downs & FET are required for Standard Technology (through-hole) designs and recommended for HDI designs.
- 3. The trace after the main-route via should be routed on the Top or Bottom layer of the PCB, and either with 100ohm differential impedance, or as uncoupled 50ohm Single Ended traces.
- 4. Rs series resistor is required. See the Rs section of the HDMI Interface Signal Routing Requirements table for details.

Table 43. HDMI Interface Signal Routing Requirements

Specification   Specification   S.94 / 168   Gbps / ps   Per lane – not total link bandwidth	Parameter	Requirement	Units	Notes
Topology Point to point Unidirectional, Differential To 3.3V at receiver To GND near connector  Electrical Specification  IL     C = 1.7	Specification			
Termination At Receiver On-board 500	Max Frequency / UI	5.94 / 168	Gbps / ps	Per lane – not total link bandwidth
To GND near connector	Topology	Point to point		Unidirectional, Differential
Electrical Specification   C = 1.7	Termination At Receiver	100	Ω	Differential To 3.3V at receiver
IL    C	On-board	500		To <b>GND</b> near connector
C = 2   dB @ 1.5GHz   dB @ 3GHz	Electrical Specification			
resonance dip frequency  7DR dip  >= 85  \( \Omega \) \( \text{dB @ 6GHz} \) \( \text{GHz} \)  FEXT (PSFEXT)	IL	<= 1.7	dB @ 1GHz	
resonance dip frequency > 12		<= 2	dB @ 1.5GHz	
resonance dip frequency > 12 GHz  TDR dip >= 85 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		<= 3	dB @ 3GHz	
TDR dip >= 85  \[ \Omega \end{alignment} \]  FEXT (PSFEXT)		< 6	dB @ 6GHz	
Should < 250ps  FEXT (PSFEXT)	resonance dip frequency	> 12	GHz	
FEXT (PSFEXT)	TDR dip	>= 85	Ω @ Tr=200ps	10%-90%. If TDR dip is 75~85ohm that dip width
Care   AQ   Car				
IL/FEXT plot   TDR	FEXT (PSFEXT)	<= -50	dB at DC	PSNEXT is derived from an algebraic summation of the
IL/FEXT plot  TDR Plot  T		<= -40	dB at 3GHz	individual NEXT effects on each pair by the other pairs
Impedance  Trace Impedance  Diff pair  OND  Trace spacing/Length/Skew  Trace loss characteristic:		<= -40	dB at 6GHz	
Impedance  Trace Impedance  Diff pair $0$ Reference plane  GND  Trace spacing/Length/Skew  Trace loss characteristic: $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$		IL/FEX	(T plot	TDR plot
Trace Impedance Diff pair 100 Ω ±10%. Target is 100Ω. 95Ω for the breakout & main route is an implementation option.  Reference plane  Trace spacing/Length/Skew  Trace loss characteristic: < 0.8  dB/in. @ 3GHz  The max length is derived based on this characteristic.		0 -5 -10 -15 -20 -20 -30 -30 -30 -30 -30 -30 -30 -30 -30 -3		125 1100 1101 1101 1101 1101 1101 1101 1
Reference plane GND route is an implementation option.  Reference spacing/Length/Skew Trace loss characteristic: < 0.8 dB/in. @ 3GHz The max length is derived based on this characteristic.	·			
Reference plane GND  Trace spacing/Length/Skew  Trace loss characteristic: < 0.8 dB/in. @ 3GHz The max length is derived based on this characteristic.	Trace Impedance Diff pair	100	Ω	
Trace loss characteristic: < 0.8 dB/in. @ 3GHz The max length is derived based on this characteristic.	Reference plane	GND		
Trace loss characteristic: < 0.8 dB/in. @ 3GHz The max length is derived based on this characteristic.	Trace spacing/Length/Skew			
< 0.4 dB/in. @ 1.5GHz See note 1.		< 0.8	dB/in. @ 3GHz	The max length is derived based on this characteristic.
		< 0.4	dB/in. @ 1.5GHz	See note 1.



#### Requirement Units Notes Trace spacing (Pair-Pair) For Stripline, this is 3x of the thinner of above and Stripline 3x dielectric below. Microstrip: pre 1.4b 4x Microstrip: 1.4b/2.0 5x to 7x Trace spacing Stripline 3x dielectric For Stripline, this is 3x of the thinner of above and (Main Link to DDC) Microstrip 5x Propagation delay: 175ps/in. for stripline, 150ps/in. for Max Total Delay (1.4b/2.0 - up to microstrip). 5.94Gbps) Stripline 63.5/2.5 (437) mm/in (ps) Microstrip (5x spacing) 50.8/2.0 (300) Microstrip (7x spacing) 63.5/2.5 (375) Max Total Delay (Pre-1.4b) Propagation delay: 175ps/in. for stripline, 150ps/in. for mm/in (ps) 254/10 (1500) (up to 165Mhz) Microstrip microstrip). Stripline 225/8.5 (1500) Max Intra-Pair (within pair) Skew See Notes 2, 3 & 4 0.15(1) Mm (ps) Max Inter-Pair (pair to pair) Skew 150 See Notes 2, 3 & 4 ps Max GND transition Via distance Diff pair via pitch For signals switching reference layers, add one or two 1x ground stitching vias. It is recommended they be symmetrical to signal vias. Via Topology 8. Y-pattern is recommended Xtalk suppression is the 9. keep symmetry best by Y-pattern. Also it Minimum Impedance Dip 97 Ω@200ps can reduce the limit of pair-pair distance. Need Ω@35ps review (NEXT/FEXT check) Recommended Via Dimension if via placement is not Ydrill/pad 200/400 uM Antipad 840 pattern. Via pitch 880 **GND** via Place GND via as symmetrically as possible to data pair GND via is used to maintain return path, while its Xtalk vias. Up to 4 signal vias (2 diff pairs) can share a single suppression is limited GND return via Connector pin via The break-in trace to the connector pin via should be routed on the BOTTOM in order to avoid via stub Equal spacing (0.8mm) between adjacent signal vias. The x-axis distance between signal and GND via should be > 0.6mm GND 0.8mm GND Max # of Vias PTH via 4 if all vias are PTH via u-via Not limited as long as total channel loss meets IL spec. No breakout: ≤ 3 vias breakout on the same layer as main trunk: ≤ 4 vias Max Via Stub Length 0.4 long via stub requires review (IL & resonance dip check) mm Serpentine

deg (a)

135

Min bend angle



NVIDIA.			
Parameter	Requirement	Units	Notes
Dimension Min A Spacing	4x	Trace width	S1 must be taken care in order to
Min B, C Length	1.5x		
Min Jog Width	3x		consider Xtalk to adjacent pair
			В
			1>3111
			w J
			S   S1<2 S
Topology			
The main-route via dimensions should	comply with the via structure	e rules (See Via section)	See topology figure above table
For the connector pin vias, follow the	rules for the connector pin vi	ias (See Via section)	
The traces after main-route via should	l be routed as $100\Omega$ differenti	al or as uncoupled 50ohm	
Single-ended traces on PCB Top or Bot	ttom.		
Max distance from R <sub>PD</sub> to main	1	mm	
trace (seg B)			
Max distance from AC cap to RPD	~0	mm	_
stubbing point (seg A)	"	'''''	
	2		4
Max distance between ESD and	3	mm	
signal via			
Add-on Components	T		
Example of a case where space is	Т	ор	Bottom
limited for placing components.			VIArs2conn ( )
	.4-1-11		
	ESD array 1		Rpd 1 1000hm diff trace
	100ohm diff trace	· <del>[                                   </del>	てフモフてフてフ
	<del>\-</del>		ACcapt ACcapt
	VIArs2conn	3.1	
			VIAmainroute
AC Cap			
Value	0.1	uF	
Max via distance from BGA	7.62 (52.5)	mm (ps)	
Location	must be placed before pull-	down resistor	The distance between the AC cap and the HDMI
			connector is not restricted.
Placement PTH design	Place cap on bottom layer in	f main-route above core	
	Place cap on top layer if ma		
Micro-Via design			
Void	GND (or PWR) void under/a	hove the can is needed	
Void	Void size = SMT area + 1x d		
	distance	iciccuic ficigiti Recipout	
Dull down Posistor (P. ) shoke/EET	distance		
Pull-down Resistor (R <sub>PD</sub> ), choke/FET	I 500	1 ^	
Value	500	Ω	N
Location.	Must be placed after AC ca	•	100ohm diff. trace
Layer of placement	Same layer as AC cap. The		ACcap
	on the opposite layer thru a	a PTH via	
			Thu Thu
			Main-route Via PTH via to connect FET
			with short stub (and optional choke) on opposite side
Chaka batwaan B O FFT Challes	600 or	Ω@100MHz	· ·
Choke between R <sub>PD</sub> & FET Choke		_	Can be choke or Trace. Recommended option for
·	1	uH@DC-100MHz	HDMI2.0 HF1-9 improvement.
MaxTrace Rdc		mΩ	
Max Trace length		mm	
Void	GND/PWR void under/abov		
Common-Mode Choke (Stuffing option			TDK ACM2012D-900-2P
C	65	Ω	
Common-mode Min	03		
Common-mode Min impedance @ 100MHz Max			
impedance @ 100MHz Max	90		-
impedance @ 100MHz Max	90 <=0.3ohm		_ -
impedance @ 100MHz Max	90		



Parameter	Requirement	Units	Notes
Min Sdd21 @ 2.5GHz	2.22	dB	10000
Max Scc21 @ 2.5GHz	19.2	dB	
Location	Close to any adjacent discor connector, via, etc.	ntinuity (< 8mm) – such as	1000 Common mode 100 Differential mode 11 10 Frequency (MHz) 1000 10000
ESD (On-chip protection diode is al	ole to withstand 2kV HMM. Exter	rnal ESD is optional. Designs	should include ESD footprint as a stuffing option)
Max junction capacitance (IO to <b>GND</b> )	0.35	pF	e.g. ON-semiconductor ESD8040
Footprint	Pad right on the net instead	d of trace stub	IN.F OUT.N  Gnd OUT.N
Location	After pull-down resistor/CM	IC and before R <sub>s</sub>	
Void	GND/PWR void under/abov size = 1mm x 2mm for 1 pai	•	
Series Resistor (R <sub>s</sub> ) – Series resistor	r on P/N path for HDMI 2.0 (Mar	ndatory)	
Value	≤6	Ω	$\pm10\%$ . Oohm is acceptable if the design passes the HDM12.0 HF1-9 test. Otherwise, adjust the $R_S$ value to ensure the HDM12.0 tests pass: Eye diagram, Vlow test and HF1-9 TDR test
Location	After all components and be	efore HDMI connector	
Void	GND/PWR void under/abov Void size = SMT area + 1x di distance.		
Trace at Component Region			
Value	100	Ω	± 10%
Location	At component region (Micro	ostrip)	
Trace entering the SMT pad	One 45°		
Trace between components	Uncoupled structure		
HDMI Connector			
Connector Voiding	Voiding the ground below to 0.1448(5.7mil) larger than to	•	
General			
Routing over Voids	Routing overvoids not allo	wed except void around dev	ice ball/pin the signal is routed to.
Noise Coupling	Keep critical HDMI related		clock/data traces & RSET trace away from other signal

- Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 2. The average of the differential signals is used for length matching.
- Do not perform length matching within breakout region. Recommend doing trace length matching to <1ps before vias or any discontinuity to minimize common mode conversion
- If routing includes a flex or 2<sup>nd</sup> PCB, the max trace delay & skew calculations must include all the PCBs/flex routing. Solutions with flex/2<sup>nd</sup> PCB may not achieve maximum frequency operation.



### Table 44. HDMI Signal Connections

Module Pin Name	Type	Termination (see note on ESD)	Description
DPx_TX3+/-	DIFF	0.1uF series AC <sub>CAP</sub> $\rightarrow$ 500 $\Omega$ R <sub>PD</sub> (controlled by FET) $\rightarrow$	HDMI Differential Clock: Connect to C-/C+ & pins on
	OUT	EMI/ESD (if required),. $\leq 6\Omega$ R <sub>s</sub> (series resistor)	HDMI Connector
DPx_TX[2:0] +/-	DIFF		HDMI Differential Data: Connect to D[2:0]+/- pins. See
	OUT		DP/HDMI Pin Mapping table and connection diagram.
DPx_HPD	_	Module to Connector: $10k\Omega$ PU to $1.8V$ → level shifter → $100k\Omega$ series resistor. $100k\Omega$ to <b>GND</b> on connector side.	HDMI Hot Plug Detect: Connect to HPD pin on HDMI Connector
HDMI_CEC	I/OD	Gating circuitry, See connection figure or reference schematics for details.	HDMI Consumer Electronics Control: Connect to CEC on HDMI Connector through circuitry. Tegra supports a single CEC controller that can be associated with one of the display output heads.
DPx_AUX_CH+/-	I/OD	From the module to Connector: $10k\Omega$ PU to $3.3V \rightarrow$ level shifter $\rightarrow 1.8k\Omega$ PU to $5V \rightarrow$ connector pin	HDMI: DDC Interface – Clock and Data: Connect DP1_AUX_CH+ to SCL & DP1_AUX_CH- to SDA on HDMI Connector
HDMI 5V Supply	Р	Adequate decoupling (0.1uF & 10uF recommended) on supply near connector.	HDMI 5V supply to connector: Connect to +5V on HDMI Connector.


Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).

Table 45. Recommended HDMI / DP observation (test) points for initial boards

Test Points Recommended	Location
One for each signal line.	Near display connector. Connector pins can be used if accessible.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces

Figure 28: Optional Dual-Mode (DP/HDMI) Connections



### **DP Interface Signal Routing Requirements**

See eDP/DP Signal Routing Requirements.



# 8.0 MIPI CSI (VIDEO INPUT)

Jetson TX2/TX2i supports three MIPI CSI x4 bricks, allowing a variety of device types and combinations to be supported. Up to three quad lane cameras or six dual lane cameras are possible (see CSI Configurations table for details). Each data lane has a peak bandwidth of up to 2.5Gbps.

Note: Maximum data rate may be limited by use case / memory bandwidth.

Table 46. CSI Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
G27	CSIO_CLK-	CSI_A_CLK_N	Camera, CSI 0 Clock-		Input	
G28	CSIO CLK+	CSI A CLK P	Camera, CSI 0 Clock+		Input	
F28	CSIO_DO-	CSI_A_D0_N	Camera, CSI 0 Data 0-		Input	
F29	CSIO DO+	CSI A DO P	Camera, CSI 0 Data 0+		Input	
H26	CSIO_D1-	CSI_A_D1_N	Camera, CSI 0 Data 1-		Input	
H27	CSIO_D1+	CSI_A_D1_P	Camera, CSI 0 Data 1+		Input	
D27	CSI1_CLK-	CSI_B_CLK_N	Camera, CSI 1 Clock-		Input	
D28	CSI1_CLK+	CSI_B_CLK_P	Camera, CSI 1 Clock+		Input	
C28	CSI1_D0-	CSI_B_D0_N	Camera, CSI 1 Data 0-		Input	
C29	CSI1_D0+	CSI_B_D0_P	Camera, CSI 1 Data 0+		Input	
E26	CSI1_D1-	CSI_B_D1_N	Camera, CSI 1 Data 1-		Input	
E27	CSI1_D1+	CSI_B_D1_P	Camera, CSI 1 Data 1+		Input	
G24	CSI2_CLK-	CSI_C_CLK_N	Camera, CSI 2 Clock-		Input	
G25	CSI2_CLK+	CSI_C_CLK_P	Camera, CSI 2 Clock+		Input	
F25	CSI2_D0-	CSI_C_D0_N	Camera, CSI 2 Data 0-		Input	
F26	CSI2_D0+	CSI_C_D0_P	Camera, CSI 2 Data 0+		Input	
H23	CSI2_D1-	CSI_C_D1_N	Camera, CSI 2 Data 1-		Input	
H24	CSI2_D1+	CSI_C_D1_P	Camera, CSI 2 Data 1+	Camera Connector	Input	MIPI D-PHY
D24	CSI3_CLK-	CSI_D_CLK_N	Camera, CSI 3 Clock-	Camera Connector	Input	MIPI D-PHY
D25	CSI3_CLK+	CSI_D_CLK_P	Camera, CSI 3 Clock+		Input	
C25	CSI3_D0-	CSI_D_D0_N	Camera, CSI 3 Data 0-		Input	
C26	CSI3_D0+	CSI_D_D0_P	Camera, CSI 3 Data 0+		Input	
E23	CSI3_D1-	CSI_D_D1_N	Camera, CSI 3 Data 1-		Input	
E24	CSI3_D1+	CSI_D_D1_P	Camera, CSI 3 Data 1+		Input	
G21	CSI4_CLK-	CSI_E_CLK_N	Camera, CSI 4 Clock-		Input	
G22	CSI4_CLK+	CSI_E_CLK_P	Camera CSI 4 Clock+		Input	
F22	CSI4_D0-	CSI_E_D0_N	Camera, CSI 4 Data 0-		Input	
F23	CSI4_D0+	CSI_E_D0_P	Camera, CSI 4 Data 0+		Input	
H20	CSI4_D1-	CSI_E_D1_N	Camera, CSI 4 Data 1-		Input	
H21	CSI4_D1+	CSI_E_D1_P	Camera, CSI 4 Data 1+		Input	
D21	CSI5_CLK-	CSI_F_CLK_N	Camera, CSI 5 Clock-		Input	
D22	CSI5_CLK+	CSI_F_CLK_P	Camera, CSI 5 Clock+		Input	
C22	CSI5_D0-	CSI_F_D0_N	Camera, CSI 5 Data 0-		Input	
C23	CSI5_D0+	CSI_F_D0_P	Camera, CSI 5 Data 0+		Input	
E20	CSI5_D1-	CSI_F_D1_N	Camera, CSI 5 Data 1-		Input	
E21	CSI5_D1+	CSI_F_D1_P	Camera, CSI 5 Data 1+		Input	

Table 47. Camera Miscellaneous Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
F9	CAM0_MCLK	EXTPERIPH1_CLK	Camera 0 Reference Clock		Output	CMOS-1.8V
F8	CAM1_MCLK	EXTPERIPH2_CLK	Camera 1 Reference Clock		Output	CMOS – 1.8V
E7	CAM2_MCLK	GPIO_CAM2	Camera 2 Master Clock		Output	CMOS-1.8V
G8	GPIO0_CAM0_PWR#	QSPI_SCK	Camera 0 Powerdown or GPIO		Output	CMOS-1.8V
F7	GPIO1_CAM1_PWR#	GPIO_CAM3	Camera 1 Powerdown or GPIO	Camera Connector	Output	CMOS-1.8V
Н8	GPIO2_CAM0_RST#	QSPI_CS_N	Camera 0 Reset or GPIO	Carriera Connector	Output	CMOS-1.8V
H7	GPIO3_CAM1_RST#	QSPI_IO0	Camera 1 Reset or GPIO		Output	CMOS-1.8V
G7	GPIO4_CAM_STROBE	GPIO_SEN5	Camera Strobe or GPIO		Output	CMOS-1.8V
D7	GPIO5_CAM_FLASH_EN	UART5_RTS_N	Camera Flash Enable or GPIO		Output	CMOS – 1.8V
E8	CAM_VSYNC	QSPI_IO1	Camera Vertical Sync		Output	CMOS – 1.8V




Table 48. CSI Configurations

	2-Lane Configurations						4-1	Lane Configurati	ons
Camera#	#1	#2	#3	#4	#5	#6	#1	#2	#3
CSI Lanes									
CSI_0_CLK	٧						٧		
CSI_0_D[1:0]	٧						٧		
CSI_1_CLK		٧							
CSI_1_D[1:0]		٧					٧		
CSI_2_CLK			٧					٧	
CSI_2_D[1:0]			٧					٧	
CSI_3_CLK				٧					
CSI_3_D[1:0]				٧				٧	
CSI_4_CLK					٧				٧
CSI_4_D[1:0]					٧				٧
CSI_5_CLK						٧			
CSI_5_D[1:0]						٧			٧

- 1. Each 2-lane options shown above can also be used for one single lane camera as well
- 2. Combinations of 1, 2 & 4-lane cameras are supported, as long as any 4-lane cameras match one of the three configurations above

Figure 29: Camera Control Connections




Note:

- 1. If the module is providing flash control (as shown), GPIO5\_CAM\_FLASH\_EN & GPIO4\_CAM\_STROBE must be used.
- 2. Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.



Figure 30: Camera CSI Connections



Note: Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design .

#### **CSI Design Guidelines**

CSI & DSI use the MIPI D-PHY for the physical interface. The routing & connection requirements are found in the DSI section.

Table 49. MIPI CSI Signal Connections

Module Pin Name	Type	Termination	Description
CSI[5:0]_CLK+/-	_	See note	CSI Differential Clocks: Connect to clock pins of camera. See the CSI Configurations tables for
			details
CSI[5:0]_D[1:0]+/-	1/0	See note	CSI Differential Data Lanes: Connect to data pins of camera. See the CSI Configurations tables for
			details

Note: Depending on the mechanical design of the platform and camera modules, ESD protection may be necessary. In addition, EMI control may be needed. Both are shown in the Camera Connection Example diagram. Any EMI/ESD solution must be compatible with the frequency required by the design.



### Table 50. Miscellaneous Camera Connections

Module Pin Name	Туре	Termination	Description
I2C_CAM_CLK	0	$1k\Omega$ Pull-ups <b>VDD_1V8</b> (on the module).	Camera I2C Interface: Connect to I2C SCL & SDA pins of imager
I2C_CAM_DAT	1/0	See note related to EMI/ESD under MIPI	
		CSI Signal Connections tables.	
CAM[2:0]_MCLK	0	120Ω Bead in series (on the module) See	Camera Master Clocks: Connect to Camera reference clock
		note related to EMI/ESD under MIPI CSI Signal Connections tables.	inputs.
GPIO1_CAM1_PWR#	1/0		Camera Power Control signals (or GPIOs [1:0]): Connect to
GPIO0_CAM0_PWR#			powerdown pins on camera(s).
GPIO4_CAM_STROBE			Camera Strobe Enable (or GPIO 4): Connect to camera strobe circuit unless strobe control comes from camera module.
GPIO5_CAM_FLASH_EN	0	See note related to ESD under MIPI CSI Signal Connections tables.	Camera Flash Enable: Connect to enable of flash circuit
GPIO3_CAM1_RST#	0	Signal Connections tables.	Camera Resets (or GPIO [3:2]): Connect to reset pin on any
GPIO2_CAM0_RST#			cameras with this function. If AutoFocus Enable is required,
			connect GPIO3_CAM1_RST# to AF_EN pin on camera module &
			use GPIO2_CAMO_RST# as common reset line.
CAM_VSYNC	0		Camera Vertical Sync

Table 51. Recommended CSI observation (test) points for initial boards

Test Points Recommended	Location
One per signal line.	Near the module pins

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces



### 9.0 SDIO/SDCARD/EMMC

Jetson TX2/TX2i has four SD/MMC interfaces. The mapping of these interfaces for each module is shown in the SDIO / SD Card / eMIMC Interface Mapping table.

Table 52. SDMMC Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
G18	SDCARD_CLK	SDMMC1_CLK	SD Card (or SDIO) Clock		Output	CMOS - 3.3/1.8V
G19	SDCARD_CMD	SDMMC1_CMD	SD Card (or SDIO) Command		Bidir	CMOS – 3.3/1.8V
H18	SDCARD_D0	SDMMC1_DAT0	SD Card (or SDIO) Data 0		Bidir	CMOS - 3.3V/1.8V
H17	SDCARD_D1	SDMMC1_DAT1	SD Card (or SDIO) Data 1		Bidir	CMOS - 3.3V/1.8V
F19	SDCARD_D2	SDMMC1_DAT2	SD Card (or SDIO) Data 2	SD Card	Bidir	CMOS - 3.3/1.8V
F18	SDCARD_D3	SDMMC1_DAT3	SD Card (or SDIO) Data 3		Bidir	CMOS - 3.3/1.8V
F17	SDCARD_CD#	GPIO_EDP2	SD Card Card Detect		Input	CMOS-1.8V
H16	SDCARD_PWR_EN	GPIO_EDP3	SD Card power switch Enable		Output	CMOS - 1.8V
F20	SDCARD_WP	GPIO_EDP1	SD Card Write Protect		Input	CMOS – 1.8V
B30	SDIO_CLK	SDMMC3_CLK	SDIO Clock		Output	CMOS-1.8V
B29	SDIO_CMD	SDMMC3_CMD	SDIO Command		Bidir	CMOS-1.8V
B32	SDIO_D0	SDMMC3_DAT0	SDIO Data 0		Bidir	CMOS-1.8V
A32	SDIO_D1	SDMMC3_DAT1	SDIO Data 1	SDIO	Bidir	CMOS-1.8V
A31	SDIO_D2	SDMMC3_DAT2	SDIO Data 2		Bidir	CMOS-1.8V
A30	SDIO_D3	SDMMC3_DAT3	SDIO Data 3		Bidir	CMOS – 1.8V
A29	SDIO_RST#	NFC_EN	SDIO Reset		Output	CMOS-1.8V

Note: The SDIO Signals highlighted in Cyan are available only on the Jetson TX2i module pins (not on Jetson TX2).

Table 53. SDIO / SD Card / eMMC Interface Mapping


Module Pins	Tegra Interface	Width	Usage
SDCARD	SDMMC1	4-bit	SD (Primary SD Card). Can be used instead for SDIO
			interface.
N/A	SDMMC2	4-bit	Pins used for EQOS for Ethernet on the module
SDIO (TX2i only)	SDMMC3	4-bit	Jetson TX2: Used for WLAN/BT
			Jetson TX2i: Available for SDIO at module pins
N/A	SDMMC4	8-bit	Used on the module - eMMC

### 9.1 SD Card

The Figure shows a standard SD socket. Internal pull-up resistors are used for SDCARD Data/CMD lines, so external pull-ups are not required.



Figure 31. SD Card Socket Connection Example



Notes: 1. If EMI and/or ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.

2. Supply (load switch, etc) used to provide power to the SD Card must be current limited if the supply is shorted to GND.

Table 54. SDCARD / SDIO Interface Signal Routing Requirements

Parameter			Requirement	Units	Notes
Max Frequency	3.3V Signaling	DS	25 (12.5)	MHz (MB/s)	See Note 1
		HS	50 (25)		
	1.8V Signaling	SDR12	25 (12.5)		
		SDR25	50 (25)		
		SDR50	100 (50)		
		SDR104	208 (104)		
		DDR50	50 (50)		
Topology			Point to point		
Reference plane			GND or PWR		See Note 2
Trace Impedance			50	Ω	±15%. 45Ω optional depending on stack-up
Max Via Count		PTH	4		Independand of stackup layers
		HDI	10		Depends on stackup layers
Via proximity (Signal to	reference)		< 3.8 (24)	mm (ps)	Up to 4 signal Vias can share 1 GND return Via
Trace spacing	Micros	trip / Stripline	4x / 3x	dielectric	
Trace length					
SDR50 / SDR25 / S	DR12 / HS / DS	Min	16 (100)	mm (ps)	
		Max	139 (876)		
SDR104 / DDR50		Min	16 (100)		
		Max	83 (521)		
Max Trace Delay Skew in/between CLK & CMD/DAT					See Note 3
SDR50 / SDR25 / SDR12 / HS / DS			14 (87.5)	Mm (ps)	
SDR104 / DDR50			2 (12.5)		
Keep CLK, CMD & DATA	A traces away from other si	ignal traces or ι	ınrelated power trace	s/areas or powe	r supply components

Note: 1. Actual frequencies may be lower due to clock source/divider limitations.

- 2. If PWR, 0.01uF decoupling cap required for return current.
- 3. If routing to SD Card socket includes a flex or 2nd PCB, max trace & skew calculations must include PCB & flex routing.

Table 55. SD Card Loading vs Drive Type

G	eneral SD Card Compliance	Parameter	Value	Units	Notes
C	CARD (CDIE+CPKG)	Min	5	pF	Spec best case value
	, , , , , , , , , , , , , , , , , , , ,	Max	10	pF	Spec worst-case value



Drive Type	Α	33	Ω	UHS50 Card = optional, UHS104 Card = mandatory
	В	50	Ω	UHS50 Card = mandatory, UHS104 Card = mandatory
	С	66	Ω	UHS50 Card = optional, UHS104 Card = mandatory
	D	100	Ω	UHS50 Card = optional, UHS104 Card = mandatory
F <sub>MAX</sub> (CLK base frequency)	SDR104	208	MHz	Single data rate up to 104MB/sec
	DDR50	50	MHz	Double data rate up to 50MB/sec
	SDR50	100	MHz	Single data rate up to 50MB/sec
	SDR25	50	MHz	Single data rate up to 25MB/sec
	SDR12	25	MHz	Single data rate up to 12.5MB/sec
	HS	50	MHz	Single data rate up to 25MB/sec
	DS	25	MHz	Single data rate up to 12.5MB/sec
CLOAD (CCARD+CEQ)	Drive Type = A	21	pF	Total load capacitance supported
(CLK freq = 208MHz)	Drive Type = B	15	pF	Total load capacitance supported
	Drive Type = C	11	pF	Total load capacitance supported
	Drive Type = D	22	pF	Possibly 22pF+ depending on host system
CLOAD (CCARD+CEQ)	Drive Type = A	43	pF	Total load capacitance supported
(CLK freq = 100/50/25MHz)	Drive Type = B	30	pF	Total load capacitance supported
, ,	Drive Type = C	23	pF	Total load capacitance supported
	Drive Type = D	22	pF	Possibly 22pF+ depending on host system

Table 56. SDCARD Signal Connections

Function Signal Name	Type	Termination	Description
SDCARD_CLK	0	120 Ω bead on module	SDIO/SD Card Clock: Connect to CLK pin of device or socket
		for SDCARD_CLK. 0Ω	
		series resistor on carrier	
		board as placeholder.	
		See note for EMI/ESD	
SDCARD_CMD	1/0	10Ω series resistors for	SDIO/SD Card Command: Connect to CMD pin of device/socket
SDCARD_D[3:0]	1/0	SDCARD CMD/D[3:0].	SDIO/SD Card Data: Connect to Data pins of device or socket
		See note for EMI/ESD	
SDCARD_CD#	1		SD Card Card Detect: Connect to CD/C_DETECT pin on socket if required.
SDCARD_WP	1		SD Card Write Protect: Connect to WP/WR_PROTECT pin on socket if
			required.
SDIO_RST#	0		SDIO Reset: Connect to reset line on SDIO peripheral/connector.
SDCARD_PWR_EN	0		SD Card Supply/Load Switch Enable: Connect to enable of supply/load switch
			supplying <b>VDD</b> on SD Card socket.

EMI/ESD may be required for SDIO when used as the SD Card socket interface. Any EMI/ESD device used must be able to meet signal timing/quality requirements. The Carrier Board implements  $10\Omega$  series resistors on the SDCARD data lines and a  $0\Omega$  series resistor on the clock line (for possible tuning if required).

Table 57. SDIO Signal Connections (Jetson TX2i only)

Function Signal Name	Type	Termination	Description
SDIO_CLK	0	120 Ω bead on module	SDIO/SD Card Clock: Connect to CLK pin of device or socket
		for SDCARD_CLK. See	
		note for EMI/ESD	
SDIO_CMD	1/0	See note for EMI/ESD	SDIO/SDMMC Command: Connect to CMD pin of device/socket
SDIO_D[3:0]	1/0	See note for Livil/LSD	SDIO/SDMMC Data: Connect to Data pins of device or socket
SDIO_RST#	0		SDIO Reset: Connect to reset line on SDIO peripheral/connector.

Table 58. Recommended SDCARD/SDIO observation (test) points for initial boards

Test Points Recommended	Location
One for SDCARD/SDIO_CLK line.	Near Device/Connector pin. SD connector pin can be used for device end if accessible.
One SDCARD/SDIO_DATx line & one for	Near the module & Device pins. SD connector pin can be used for device end if accessible.
SDCARD/SDIO_CMD.	



Jetson TX2/TX2i brings four PCWl2S audio interfaces to the module pins & includes a flexible audio-port switching architecture. In addition, digital microphone & speaker interfaces are provided.

Table 59. Audio Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
F1	AUDIO_MCLK	AUD_MCLK	Audio Codec Master Clock		Output	CMOS – 1.8V
G2	12S0_CLK	DAP1_SCLK	I2S Audio Port 0 Clock		Bidir	CMOS – 1.8V
H1	I2SO_LRCLK	DAP1_FS	I2S Audio Port 0 Left/Right Clock	Expansion Header	Bidir	CMOS-1.8V
G1	12S0_SDIN	DAP1_DIN	I2S Audio Port 0 Data In		Input	CMOS – 1.8V
H2	I2S0_SDOUT	DAP1_DOUT	I2S Audio Port 0 Data Out	1	Bidir	CMOS – 1.8V
C15	12S1_CLK	DAP2_SCLK	I2S Audio Port 1 Clock		Bidir	CMOS-1.8V
D13	I2S1_LRCLK	DAP2_FS	I2S Audio Port 1 Left/Right Clock	GPIO Expansion	Bidir	CMOS-1.8V
C14	I2S1_SDIN	DAP2_DIN	I2S Audio Port 1 Data In	Header	Input	CMOS-1.8V
D14	I2S1_SDOUT	DAP2_DOUT	I2S Audio Port 1 Data Out		Bidir	CMOS-1.8V
G5	12S2_CLK	DMIC2_DAT	I2S Audio Port 2 Clock		Bidir	CMOS – 1.8V
Н5	I2S2_LRCLK	DMIC1_CLK	I2S Audio Port 2 Left/Right Clock	M 2 K 5	Bidir	CMOS-1.8V
G6	I2S2_SDIN	DMIC1_DAT	I2S Audio Port 2 Data In	M.2 Key E	Input	CMOS-1.8V
Н6	I2S2_SDOUT	DMIC2_CLK	I2S Audio Port 2 Data Out		Bidir	CMOS – 1.8V
E6	12S3_CLK	DAP4_SCLK	I2S Audio Port 3 Clock		Bidir	CMOS-1.8V
F5	I2S3_LRCLK	DAP4_FS	I2S Audio Port 3 Left/Right Clock	Camera Connector	Bidir	CMOS-1.8V
E5	I2S3_SDIN	DAP4_DIN	I2S Audio Port 3 Data In	Carriera Connector	Input	CMOS-1.8V
F6	I2S3_SDOUT	DAP4_DOUT	I2S Audio Port 3 Data Out		Bidir	CMOS-1.8V
E16	AO_DMIC_IN_CLK	CAN_GPIO1	Digital Mic Input Clock	Expansion Header	Output	CMOS-1.8V
D16	AO_DMIC_IN_DAT	CAN_GPIO0	Digital Mic Input Data		Input	CMOS-1.8V
G4	DSPK_OUT_CLK	GPIO_AUD3	Digital Speaker Output Clock	GPIO Expansion Header	Output	CMOS – 1.8V
H4	DSPK_OUT_DAT	GPIO_AUD2	Digital Speaker Output Data	пеацеі	Output	CMOS-1.8V
F2	GPIO19_AUD_RST	GPIO_AUD1	Audio Codec Reset or GPIO	Evnancian Haadar	Output	CMOS-1.8V
Н3	GPIO20 AUD INT	GPIO AUDO	Audio Codec Interrupt or GPIO	Expansion Header	Input	CMOS – 1.8V


When possible, the following assignments should be used for the I2Sx interfaces.

Table 60. I2S Interface Mapping

Module Pins (Tegra Functions)	I/O Block	Typical Usage
12S0 (12S1)	AUDIO	Available (Codec)
I2S1 (I2S2)	CONN	Available (Misc)
12S2 (12S3)	AUDIO_HV	Available (WLAN / BT, Modem)
12S3 (12S4)	AUDIO_HV	Available (Misc)
NA (12S6)	DMIC_HV	Jetson TX2: Used for on-module WLAN / BT
		Jetson TX2i: Unused – not brought to module pins.



Figure 32. I2S & Codec Clock/Control Connections



- The I2S interfaces can be used in either Master or Slave mode.
- A capacitor from DAPn\_FS to GND is recommended if Tegra an I2S slave & the edge\_cntrl configuration = 1 (SDATA driven on positive edge of SCLK). The value of the capacitor should be chosen to provide a minimum of 2ns hold time for the DAPn\_FS edge after the rising edge of DAPn\_SCLK.

#### **I2S Design Guidelines**

Table 61. I2S Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Configuration / Device Organization	1	load	
Max Loading	8	pF	
Reference plane	GND		
Breakout Region Impedance	Min width/spacing		
Trace Impedance	50	Ω	±20%
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See Note 1
Trace spacing Microstrip or Stripline	2x	dielectric	
Max Trace Delay	3600 (~22)	ps (in)	
Max Trace Delay Skew between SCLK & SDATA_OUT/IN	250 (~1.6")	ps (in)	

Note: Up to 4 signal Vias can share a single GND return Via

Table 62. I2S & Codec Clock/Control Signal Connections

Module Pin Name	Туре	Termination	Description
12S[3:0]_SCLK	1/0	<b>I2S[2,0]_CLK</b> have 75Ω beads & <b>I2S3_CLK</b>	I2S Serial Clock: Connect to I2S/PCM CLK pin of audio device.
		has a $120\Omega$ Bead in series (on the module).	
12S[3:0]_LRCK	1/0		I2S Left/Right Clock: Connect to Left/Right Clock pin of audio device.
I2S[3:0]_SDATA_OUT	I/O		I2S Data Output: Connect to Data Input pin of audio device.
12S[3:0]_SDATA_IN	ı		I2S Data Input: Connect to Data Output pin of audio device.
AUD_MCLK	0	75Ω Beads in series (on the module).	Audio Codec Master Clock: Connect to clock pin of Audio Codec.
GPIO19_AUD_RST	0		Audio Reset: Connect to reset pin of Audio Codec.
GPIO20_AUD_INT	I		Audio Interrupt: Connect to interrupt pin of Audio Codec.



### **DMIC Design Guidelines**

### Table 63. DMIC Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Clock Frequency/Period	12/83.33	MHz/ns	
Data Bit-rate/Period (DDR24)	24/41.66	Mbps/ns	
Configuration / Device Organization	1	load	
Topology	Point to Point		
Reference plane	GND		
Trace Impedance	45-50	Ω	±20%
Via proximity (Signal via to GND return via)	< 3.8 (24)	mm (ps)	See Note
Trace spacing Microstrip / Stripline	2x / 2x	dielectric	
Max Trace Delay	1280	ps	
Max Trace Delay Skew between CLK & DAT	150	ps	

Notes: Up to 4 signal Vias can share a single GND return Via

### Table 64. DMIC Signal Connections

Function Name	Туре	Termination	Description
AO_DMIC_IN_CLK	0		Digital Microphone Clock: Connect to clock pin of DMIC device
AO_DMIC_IN_DAT	ı		Digital Microphone Data: Connect to data pin of DMIC device



# 11.0 WLAN/BT (INTEGRATED) – JETSON TX2 ONLY

Jetson TX2 integrates a Broadcom BCM4354 WLAN / BT solution. Two Dual-band antenna connectors are located on the module. The requirements are in the Antenna Requirements table below. The UART interface is multiplexed and either route these to the WLAN/BT device or to the connector pins for use on the carrier board. The default selection for the multiplexers is to the WLAN/BT device.

Figure 33. Integrated WLAN / BT (Jetson TX2 only)





Figure 34. Jetson TX2i connections related to the pins & interfaces used on Jetson TX2 for WLAN / BT





### Table 65. Antenna Requirements

Parameter	Requirement	Units	Notes
Туре	Dual-Band (x2) Dipole		
Frequency Band(s)	2.4 & 5.0	GHz	
Impedance	50	Ω	
Mating Connector	Matching I-PEX MHF or Hirose U.FL		See note 1
	Female		

Receptacles on Jetson TX2 are from Hirose Electric (U.S.A). Part # is U.FL-R-SMT-1(10). Antenna Manufacturer: Pulse, Part Number: W1043 Note:

2.

Cable manufacturer: Pulse, part number: W9009



## 12.0 MISCELLANEOUS INTERFACES

### 12.1 I2C

Tegra has nine I2C controllers. Jetson TX2/TX2i brings eight of the I2C interfaces out, which are shown in the tables below. The assignments in Table 67 should be used for the I2C interfaces:

Table 66. I2C Pin Descriptions


Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
C6	I2C_CAM_CLK	CAM_I2C_SCL	Camera I2C Clock	Camera Connector	Bidir	Open Drain – 1.8V
D6	I2C_CAM_DAT	CAM_I2C_SDA	Camera I2C Data	Camera Connector	Bidir	Open Drain – 1.8V
E15	I2C_GPO_CLK	GPIO_SEN8	General I2C 0 Clock		Bidir	Open Drain – 1.8V
D15	I2C_GP0_DAT	GPIO_SEN9	General I2C 0 Data		Bidir	Open Drain – 1.8V
A21	I2C_GP1_CLK	GEN1_I2C_SCL	General I2C 1 Clock		Bidir	Open Drain – 3.3V
A20	I2C_GP1_DAT	GEN1_I2C_SDA	General I2C 1 Data		Bidir	Open Drain – 3.3V
C11	I2C_GP2_CLK	GEN7_I2C_SCL	General I2C 2 Clock	I2C (General)	Bidir	Open Drain – 1.8V
C10	I2C_GP2_DAT	GEN7_I2C_SDA	General I2C 2 Data		Bidir	Open Drain – 1.8V
C12	I2C_GP3_CLK	GEN9_I2C_SCL	General I2C 3 Clock		Bidir	Open Drain – 1.8V
C13	I2C_GP3_DAT	GEN9_I2C_SDA	General I2C 3 Data		Bidir	Open Drain – 1.8V
A6	I2C_PM_CLK	GEN8_I2C_SCL	PM I2C Clock		Bidir	Open Drain – 1.8V
В6	I2C_PM_DAT	GEN8_I2C_SDA	PM I2C Data		Bidir	Open Drain – 1.8V
A34	DP1_AUX_CH-	DP_AUX_CH1_N	Display Port 1 Aux-or HDMI DDCSDA	LIDANIT A Comm	Bidir	AC-Coupled on Carrier
A35	DP1_AUX_CH+	DP_AUX_CH1_P	Display Port 1 Aux+ or HDMI DDC SCL	HDMI Type A Conn.	Bidir	Board (eDP/DP) or Open-
B34	DP0_AUX_CH-	DP_AUX_CH0_N	Display Port 0 Aux-or HDMI DDCSDA	Diamin. Comments	Bidir	Drain, 1.8V (3.3V tolerant -
B35	DP0_AUX_CH+	DP_AUX_CH0_P	Display Port 0 Aux+ or HDMI DDCSCL	Display Connector	Bidir	DDC/I2C)

Table 67. I2C Interface Mapping

Ctrlr	Module Pins Names	Usage on Jetson	Typcial usage on Carrier board	On-module Pull-up/voltage
		TX2/TX2i		
I2C1	I2C_GP1_CLK/DAT	Power monitors	General I2C bus usage. 3.3V devices supported	1KΩ on the module to 3.3V
12C2	I2C_GPO_CLK/DAT		Audio Codec, general I2C. 1.8V devices supported	1KΩ on the module to 1.8V
12C3	I2C_CAM_CLK/DAT		Cameras & related functions. 1.8V devices supported	1KΩ on the module to 1.8V
12C4	DP1_AUX_CH_P/N		HDMI / DP / I2C. 1.8V / 3.3V devices supported.	None on the module. I/F supports pull-up to 1.8V or 3.3V (3.3V in Open-drain mode only)
12C5	na	Power control	On-module use only	$1$ K $\Omega$ on the module to $1.8$ V
12C6	DP0_AUX_CH_P/N		HDMI / DP / I2C. 1.8V / 3.3V devices supported.	None on the module. I/F supports pull-up to 1.8V or 3.3V (3.3V in Open-drain mode only)
12C7	I2C_GP2_CLK/DAT		General I2C bus. 1.8V devices supported	1KΩ on the module to 1.8V
12C8	I2C_PM_CLK/DAT	Thermal Sensor	General I2C bus. Only 1.8V devices supported	$1 \text{K}\Omega$ on the module to $1.8 \text{V}$
12C9	I2C_GP3_CLK/DAT		General I2C bus. Only 1.8V devices supported	$1$ K $\Omega$ on the module to $1.8$ V



Figure 35. I2C Connections



#### **I2C Design Guidelines**

Care must be taken to ensure I2C peripherals on same I2C bus connected to the module do not have duplicate addresses. Addresses can be in twoforms: 7-bit, with the Read/Write bit removed or 8-bit including the Read/Write bit. Be sure to compare I2C device addresses using the same form (all 7-bit or all 8-bit format).

Table 68. I2C Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency	Standard-mode / Fm / Fm+	100 / 400 / 1000	kHz	See Note 1
Topology		Single ended, bi-directional, mu	ıltiple masters/s	slaves
Max Loading	Standard-mode / Fm / Fm+	400	pF	Total of all loads
Reference plane		GND or PWR		
Trace Impedance		50 – 60	Ω	±15%
Trace Spacing		1x	dielectric	
Max Trace Delay	Standard Mode	3400 (~20)	ps (in)	
	Fm & Fm+	1700 (~10)		

Note: 1. Fm = Fast-mode, Fm+ = Fast-mode Plus

- 2. Avoid routing I2C signals near noisy traces, supplies or components such as a switching power regulator.
- 3. No requirement for decoupling caps for PWR reference



Table 69. I2C Signal Connections

Module Pin Name	Туре	Termination	Description
I2C_GPO_CLK/DAT	I/OD	$1k\Omega$ pull-ups to <b>VDD_1V8</b> on the module	General I2C 0 Clock\Data. Connect to CLK/Data pins of 1.8V devices
I2C_GP1_CLK/DAT	I/OD	$1k\Omega$ pull-ups to $\textbf{VDD\_3V3\_SYS}$ on the module	General I2C1 Clock\Data. Connect to CLK/Data pins of 3.3V devices.
I2C_GP2_CLK/DAT	I/OD	$1k\Omega$ pull-ups to <b>VDD_1V8</b> on the module	General I2C 2 Clock\Data. Connect to CLK/Data pins of 1.8V devices
I2C_GP3_CLK/DAT	I/OD	$1k\Omega$ pull-ups to <b>VDD_1V8</b> on the module	General I2C 3 Clock\Data. Connect to CLK/Data pins of 1.8V devices.
I2C_PM_CLK/DAT	I/OD	$1k\Omega$ pull-ups to <b>VDD_1V8</b> on the module	Power Mon. I2C Clock\Data. Connect to CLK/Data pins of 1.8V
			devices
I2C_CAM_CLK/DAT	I/OD	$1k\Omega$ pull-ups to <b>VDD_1V8</b> on the module	Camera I2C Clock\Data. Connect to CLK/Data pins of any 1.8V devices
DP0_AUX_CH+/-	I/OD	See eDP/HDMI/DP sections for correct	DP_AUX Channel (eDP/DP) or DDC I2C 2 Clock & Data (HDMI).
		termination	Connect to AUX_CH+/- (DP) or SCL/SDA (HDMI)
DP1_AUX_CH+/-	I/OD	See eDP/HDMI/DP sections for correct	DP_AUX Channel (eDP/DP) or DDC I2C 2 Clock & Data (HDMI).
		termination	Connect to AUX_CH+/- (DP) or SCL/SDA (HDMI)

- .. If some devices require a different voltage level than others connected to the same I2C bus, level shifters are required.
- 2. For I2C interfaces that are pulled up to 1.8V, disable the E\_IO\_HV option for these pads. For I2C interfaces that are pulled up to 3.3V, enable the E\_IO\_HV option. The E\_IO\_HV option is selected in the Pinmux registers.

#### De-bounce

The tables below contain the allowable De-bounce settings for the various I2C Modes.

Table 70. De-bounce Settings (Fast Mode Plus, Fast Mode & Standard Mode)

I2C Mode	Clock Source	Source Clock Freq	I2C Source Divisor	Sm/Fm Divisor	De-bounce Value	I2C SCL Freq
					0	1016KHz
Fm+	PLLP_OUT0	408MHz	5 (0x04)	10 (0x9)	5:1	905.8KHz
					7:6	816KHz
Fm	PLLP_OUT0	408MHz	5 (0x4)	26 (0x19)	7:0	392KHz
Sm	PLLP OUTO	408MHz	20 (0x13)	26 (0x19)	7:0	98KHz

Note: Sm = Standard Mode.

### 12.2 SPI


Jetson TX2/TX2i brings out three of the Tegra SPI interfaces.

Table 71. SPI Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
E3	SPIO_CLK	GPIO_SEN1	SPI 0 Clock		Bidir	CMOS – 1.8V
F3	SPIO_CSO#	GPIO_SEN4	SPI 0 Chip Select 0	Display Connector	Bidir	CMOS-1.8V
E4	SPI0_MISO	GPIO_SEN2	SPI 0 Master In / Slave Out		Bidir	CMOS-1.8V
F4	SPI0_MOSI	GPIO_SEN3	SPI 0 Master Out / Slave In		Bidir	CMOS-1.8V
G13	SPI1_CLK	GPIO_CAM4	SPI 1 Clock		Bidir	CMOS – 1.8V
E14	SPI1_CSO#	GPIO_CAM7	SPI 1 Chip Select 0	]	Bidir	CMOS-1.8V
F14	SPI1_MISO	GPIO_CAM5	SPI 1 Master In / Slave Out	Expansion Header	Bidir	CMOS-1.8V
F13	SPI1_MOSI	GPIO_CAM6	SPI 1 Master Out / Slave In		Bidir	CMOS-1.8V
H14	SPI2_CLK	GPIO_WAN5	SPI 2 Clock		Bidir	CMOS-1.8V
G16	SPI2_CSO#	GPIO_WAN8	SPI 2 Chip Select 0	1	Bidir	CMOS-1.8V
F16	SPI2_CS1#	GPIO_MDM4	SPI 2 Chip Select 1	Display/Camera Conns.	Bidir	CMOS-1.8V
H15	SPI2_MISO	GPIO_WAN6	SPI 2 Master In / Slave Out		Bidir	CMOS – 1.8V
G15	SPI2_MOSI	GPIO_WAN7	SPI 2 Master Out / Slave In		Bidir	CMOS - 1.8V





Figure 36. SPI Connections



The figure below shows the basic connections used.

Figure 37. Basic SPI Master/Slave Connections





### **SPI Design Guidelines**

Figure 38. SPI Point-Point Topology




Figure 39. SPI Star Topologies




Figure 40. SPI Daisy Topologies






Table 72. SPI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency		65	MHz	
Configuration / Device Organization		3	load	
Max Loading (total of all loads)		15	pF	
Reference plane		GND		
Breakout Region Impedance		Minimum width & spacing		
Max PCB breakout delay		75	ps	
Trace Impedance		50 – 60	Ω	±15%
Via proximity (Signal to reference)		< 3.8 (24)	mm (ps)	See Note 1
Trace spacing	Microstrip / Stripline	4x / 3x	dielectric	
Max Trace Length/Delay (PCB Main Trunk)	Point-Point	195 (1228)	mm (ps)	
For MOSI, MISO, SCK & CS	2x-Load Star/Daisy	120 (756)		
Max Trace Length/Delay (Branch-A)	2x-Load Star/Daisy	75 (472)	mm (ps)	
for MOSI, MISO, SCK & CS				
Max Trace Length/Delay (Branch-B)	2x-Load Star/Daisy	75 (472)	mm (ps)	
for MOSI, MISO, SCK & CS				
Max Trace Length/Delay Skew from MOSI, MISO	O & CS to SCK	16 (100)	mm (ps)	At any point

Note: Up to 4 signal Vias can share a single GND return Via

Table 73. SPI Signal Connections

Module Pin Names	Туре	Termination	Description
SPI[2:0]_CLK	1/0	SPIO_CLK has 120Ω Bead in series	SPI Clock.: Connect to Peripheral CLK pin(s)
		(on the module).	
SPI[2:0]_MOSI	1/0		SPI Data Output: Connect to Slave Peripheral MOSI pin(s)
SPI[2:0]_MISO	1/0		SPI Data Input: Connect to Slave Peripheral MISO pin(s)
SPI2_CS[1:0]#	1/0		SPI Chip Selects.: Connect one CS_N pin per SPI IF to each Slave
SPI[1:0]_CS0#			Peripheral <b>CS</b> pin on the interface

Table 74. Recommended SPI observation (test) points for initial boards

Test Points Recommended	Location
One for each SPI signal line used	Near the module & Device pins.

### **12.3 UART**

Jetson TX2/TX2i brings five UARTs out to the main connector. One of the UARTs is used for the WLAWBT on Jetson TX2 or as UART3 at the connector depending on the setting of a multiplexor. See Table 76 for typical assignments of the UARTs.

Table 75. UART Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
H11	UARTO_CTS#	UART1_CTS	UART 0 Clear to Send		Input	CMOS – 1.8V
G11	UARTO_RTS#	UART1_RTS	UART 0 Request to Send	Dale a Handa	Output	CMOS – 1.8V
G12	UARTO_RX	UART1_RX	UART 0 Receive	Debug Header	Input	CMOS – 1.8V
H12	UARTO_TX	UART1_TX	UART 0 Transmit		Output	CMOS-1.8V
E10	UART1_CTS#	UART3_CTS	UART 1 Clear to Send		Input	CMOS – 1.8V
E9	UART1_RTS#	UART3_RTS	UART 1 Request to Send  Serial Port Header		Output	CMOS – 1.8V
D10	UART1_RX	UART3_RX	UART 1 Receive	Serial Port Header	Input	CMOS-1.8V
D9	UART1_TX	UART3_TX	UART 1 Transmit		Output	CMOS – 1.8V
A15	UART2_CTS#	UART2_CTS	UART 2 Clear to Send		Input	CMOS – 1.8V
A16	UART2_RTS#	UART2_RTS	UART 2 Request to Send	M 2 K	Output	CMOS – 1.8V
B15	UART2_RX	UART2_RX	UART 2 Receive	M.2 Key E	Input	CMOS-1.8V
B16	UART2_TX	UART2_TX	UART 2 Transmit		Output	CMOS – 1.8V
G9	UART3_CTS#	UART4_CTS_N	UART 3 Clear to Send (muxed on TX2)	Nat assissand	Input	CMOS – 1.8V
G10	UART3_RTS#	UART4_RTS_N	UART 3 Request to Send (muxed on TX2)	Not assigned	Output	CMOS – 1.8V
Н9	UART3_RX	UART4_RX	UART 3 Receive (muxed on TX2)	Optional source of	Input	CMOS-1.8V
H10	UART3_TX	UART4_TX	UART 3 Transmit (muxed on TX2)	UART on Exp. Header	Output	CMOS-1.8V
D5	UART7_RX	UART7_RX	UART 7 Receive	Not Assigned	Input	CMOS – 1.8V




Pin i	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
D8	UART7_TX	UART7_TX	UART 7 Transmit		Output	CMOS – 1.8V

Table 76. UART Interface Mapping

Module Pins (Tegra Functions)	I/O Block	Typical Usage
UARTO (UART1)	DEBUG	Debug
UART1 (UART3)	AO	Serial Port
UART2 (UART2)	UART	M.2 socket for external WLAN / BT
UART3 (UART4)	CONN	Jetson TX2
		<ul> <li>Misc. Available if not used for on-module WLAN         / BT (selected by on-module multiplexor)     </li> <li>Jetson TX2i</li> </ul>
		- Misc (no mux inv olved)
UART7 (UART7)	AO	2 <sup>nd</sup> Debug/Misc.

Figure 41. UART Connections



Note: Care should be taken when using UART pins that are associated with Tegra straps. See Strapping Pins section for details.

Table 77. UART Signal Connections

Ball Name	Туре	Termination	Description
UART[7,3:0]_TX	0		UART Transmit: Connect to Peripheral RXD pin of device
UART[7,3:0]_RX	I		UART Receive: Connect to Peripheral TXD pin of device
UART[3:0]_CTS#	1		UART Clear to Send: Connect to Peripheral RTS_N pin of device
UART[3:0]_RTS#	0		UART Request to Send: Connect to Peripheral CTS pin of device



Jetson TX2/TX2i provides PWM and Tachometer functionality for controlling a fan as part of the thermal solution. Information on the PWM and Tachometer pins/functions can be found in the following locations:

#### **Module Pin Mux:**

This is used to configure the FAN\_PWM & FAN\_TACH pins. The FAN\_PWM pin is configured as GP\_PWM4.
 The FAN\_TACH pin is configured as NV\_THERM\_FAN\_TACH.

### Tegra X2 Technical Reference Manual:

 Functional descriptions and related registers can be found in the TRM for the FAN\_PWM (PWM chapter) & FAN\_TACH (Tachometer chapter) functions.

#### Jetson Developer Kit Carrier Board Specification:

The document contains the maximum current capability of the VDD\_5V0\_IO\_SYS supply in the Interface Power chapter (VDDIO\_5V0\_IO\_SLP comes from that supply). The fan is powered by this supply on the module Developer Kit carrier board.

Table 78. Fan Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
C16	FAN_PWM	GPIO_SEN6	Fan PWM	Fa.a	Output	CMOS – 1.8V
B17	FAN_TACH	UART5_TX	Fan Tach	Fan	Input	CMOS-1.8V

Figure 42. Fan Connection Example




Table 79. Fan Signal Connections

Module Name	Туре	Termination	Description
FAN_PWM	0		Fan Pulse Width Modulation: Connect through FET as shown in the Fan
			Connections figure.
FAN_TACH	I	ESD diode to GND	Fan Tachometer: Connect to TACH pin on fan connector.

### 12.5 CAN

Jetson TX2/TX2i brings two CAN (Controller Area Network) interfaces out to the main connector.

Table 80. CAN Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
C20	CAN_WAKE	CAN_GPIO4	CAN Wake		Input	CMOS 3.3V
E18	CANO_ERR	CAN_GPIO5	CAN #0 Error		Input	CMOS 3.3V
D18	CANO_RX	CAN0_DIN	CAN #0 Receive	GPIO Expansion	Input	CMOS 3.3V
D19	CAN0_TX	CANO_DOUT	CAN #0 Transmit	Header	Output	CMOS 3.3V
C19	CAN1_ERR	CAN_GPIO3	CAN #1 Error		Input	CMOS 3.3V
D17	CAN1_RX	CAN1_DIN	CAN #1 Receive		Input	CMOS 3.3V



Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
C17	CAN1_STBY	CAN_GPIO6	CAN #1 Standby		Output	CMOS 3.3V
C18	CAN1_TX	CAN1_DOUT	CAN #1 Transmit		Output	CMOS 3.3V

Figure 43. CAN Connections




Table 81. CAN Interface Signal Routing Requirements


Parameter	Requirement	Units	Notes
Max Data Rate / Frequency	1	Mbps / MHz	
Configuration / Device Organization	1	load	
Reference plane	GND		
Trace Impedance	50	Ω	±15%
Via proximity (Signal via to <b>GND</b> return via)	< 3.8 (24)	mm (ps)	See Note 1
Trace spacing Microstrip / Stripline	4x / 3x	dielectric	
Max Trace Length (for RX & TX only)	223 (1360)	mm (ps)	See Note 2
Max Trace Length/Delay Skew from <b>RX</b> to <b>TX</b>	8 (50)	mm (ps)	See Note 2

Table 82. CAN Signal Connections

Ball Name	Туре	Termination	Description
CAN[1:0]_TX	0		CAN Transmit: Connect to matching pin of device
CAN[1:0]_RX	ı		CAN Receive: Connect to Peripheral pin of device
CAN[1:0]_ERR	ļ		CAN Error: Connect to matching pin of device
CAN1_STBY	0		CAN Standby: Connect to matching pin of device
CAN_WAKE	1		CAN Wake: Connect to matching pin of device



Figure 44. Debug Connections



- JTAG\_GP1 (Tegra NVJTAG\_SEL) is left unconnected (pulled down on module) for normal operation and pulled to 1.8V for Boundary Scan Mode.
- 2. If level shifter is implemented, pull-ups are required the RX & CTS lines on the non-Tegra side of the level shifter. This is required to keep the inputs from floating and toggling when no device is connected to the debug UART.
- 3. Check preferred JTAG debugger documentation for JTAG PU/PD recommendations.

### 12.6.1 JTAG

JTAG is not required, but may be useful for new design bring-up or for Boundary Scan.

Table 83. JTAG Pin Descriptions

Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
B13	JTAG_GP0	JTAG_TRST_N	JTAG Test Reset	JTAG Header & Debug Connector	Input	CMOS-1.8V
A11	JTAG_GP1	NVJTAG_SEL	JTAG General Purpose 1. Pulled low on module for normal operation & pulled high by test device for Boundary Scan test mode.  JTAG		Input	CMOS – 1.8V
A14	JTAG_RTCK	-	JTAG Return Clock		Input	CMOS-1.8V
B11	JTAG_TCK	JTAG_TCK	JTAG Test Clock		Input	CMOS-1.8V
B12	JTAG_TDI	JTAG_TDI	JTAG Test Data In	JTAG Header & Debug Connector	Input	CMOS-1.8V
A13	JTAG_TDO	JTAG_TD0	JTAG Test Data Out	Connector	Output	CMOS-1.8V
A12	JTAG_TMS	JTAG_TMS	JTAG Test Mode Select		Input	CMOS-1.8V

Table 84. JTAG Signal Connections

Module Pin	Type	Termination	Description
(function) Name			
JTAG_TMS	- 1		JTAG Mode Select: Connect to TMS pin of connector
JTAG_TCK	- 1	$100k\Omega$ to <b>GND</b> (on the module)	JTAG Clock: Connect to TCK pin of connector
JTAG_TDO	0		JTAG Data Out: Connect to TDO pin of connector
JTAG_TDI	- 1		JTAG Data In: Connect to TDI pin of connector
JTAG_RTCK	1		JTAG Return Clock: Connect to RTCK pin of connector



JTAG_GP0#	I	100kΩ to <b>GND</b> &	JTAG General Purpose Pin #0: Connect to TRST pin of connector
(JTAG_TRST_N)		0.1uF to <b>GND</b> (on the module)	
JTAG_GP1		$100k\Omega$ to <b>GND</b> (on the module)	JTAG General Purpose Pin #1: Used as select
			<ul> <li>Normal operation: Leave series resistor from NVJTAG_SEL not stuffed.</li> <li>Scan test mode: Connect NVJTAG_SEL to VDD_1V8 (install 0Ω resistor as</li> </ul>
			shown).

### 12.6.2 Debug UART

Jetson TX2/TX2i provides UART0 for debug purposes. The connections are shown in Figure 44 and described in the table below.


Table 85. Debug UART Connections

Module Pin Name	Type	Termination	Description
UARTO_TXD	0		UART #0 Transmit: Connect to RX pin of serial device
UARTO_RXD	I	If level shifter implemented, $100k\Omega$ to supply on the non-the module side of the device.	UART #0 Receive: Connect to TX pin of serial device
UARTO_RTS#	0	$4.7k\Omega$ to <b>GND</b> or VDD_1V8 on the module for RAM Code strapping	UART #0 Request to Send: Connect to CTS pin of serial device
UARTO_CTS#	I	If level shifter implemented, $100k\Omega$ to supply on the non-the module side of the device.	UART #0 Clear to Send: Connect to RTS pin of serial device

### 12.6.3 Boundary Scan Test Mode

To support Boundary Scan Test mode, the Tegra NVJTAG\_SEL pin must be pulled high and Tegra must be held in reset without resetting the PMIC. The figure below illustrates this. Other requirements related to supporting Boundary Scan Test mode are described in the "Tegra X2 Boundary Scan Requirements & Usage" document.

Figure 45. Boundary Scan Connections



### 12.7 Strapping Pins

Jetson TX2/TX2i has one strap (FORCE\_RECOV#) that is intended to be used on the carrier board. That strap is used to enter Force Recovery mode. The other straps mentioned in this section are for use on the module by Nvidia only. They are included here as their state at power-on must be kept at the level selected on the module.



Figure 46. Strap Connections




Table 86. Power-on Strapping Breakdown

Module Pin Name	Tegra Ball Name	Strap Options	Tegra Internal PU/PD	Module PU/PD	Description
FORCE_RECOV#	GPIO_SW1	RCM0	~100kΩ PU		Recovery Mode [1:0]
SLEEP#	GPIO_SW2	RCM1	~100kΩ PU		x1: Normal boot from secondary device
					10: Forced Recovery Mode
					00: Reserved
					See critical warning in note 1
UART1_TX	UART3_TX	RAM_CODE1	~100kΩ PD	4.7KΩ PU	[3:2] Selects secondary boot device configuration set
				or none	within the BCT. For Nvidia use only.
					[1:0] Selects DRAM configuration set within the BCT. For
					Nvidia use only.
					See critical warning in Note 2.
UARTO_RTS	UART1_RTS_N	RAM_CODE0	~100kΩ PD	4.7KΩ PU	
				or none	
RSVD-D8	UART7_TX	BOOT_SELECT2	~100kΩ PD	4.7kΩ PD	Software reads value and determines Boot device to be
NA (see note 5)	UART4_TX	BOOT_SELECT1	~100kΩ PD	4.7kΩ PD	configured and used
NA (see note 5)	UART4_RTS_N	BOOT_SELECTO	~100kΩ PD	4.7kΩ PD	000 = eMMC x8 BootModeOFF, 512-byte page. Maps to
					SDMMC w/config=0x0001 size. 26MHz
					001 – 111 Reserved
					See Note 3 & 5. See critical warning in Note 4.

### Note:

- 1. If the SLEEP# pin is used in a design, it must not be driven or pulled low during power-on at the same time as FORCE\_RECOV# is pulled low for Recovery Mode as this would change the strapping and select a reserved mode. Violating this requirement will prevent the system from entering Recovery Mode.
- 2. If UART1\_TX or UART0\_RTS are used in a design, they must not be driven or pulled high or low during power-on. Violating this requirement can change the RAM CODE strapping & result in functional failures.
- 3. The above BOOT\_SELECT option is only in effect in "regular boot" conditions i.e. coldboot. If "Forced Recovery" mode is detected (FORCE\_RECOV# low at boot), that mode take precedence over the eMMC boot device choice.
- 4. If UART7\_TX (on RSVD pin) is used in a design, it must not be driven or pulled high during power-on as this would affect the BOOT\_SELECT strapping. *Violating this requirement will likely prevent the system from booting*.



- 5. eMMC boot does not use either the normal boot mode or alternate boot mode supported by the eMMC spec. The Tegra BootROM uses the Card Identification mode for booting from eMMC.
- 6. Tegra UART4\_TX & UART4\_RTS\_N are routed to a mux on Jetson TX2 and directed to either UART3\_TX/RTS or On-module WLAN/BT. Since these pins are outputs, and the mux is in the path, Jetson TX2 UART3 pins will not affect the Boot Select [1:0] strapping. On Jetson TX2i, the Tegra UART4 pins are routed directly to the UART3 pins on the module. If these pins are used in a design, they must not be driven or pulled high during power-on as this would affect the BOOT\_SELECT strapping. Violating this requirement will likely prevent the system from booting.



### 13.1 MPIO Pad Behavior when Associated Power Rail is Enabled

Jetson TX2/TX2i CZ (see note) type MPlOs pins may glitch when the associated power rail is enabled or disabled. Designers should take this into account. MPlOs of this type that must maintain a low state even while the power rail is being ramped up or down may require special handling. The CZ type pins are used on the following module pins:

- I2S[3:2]\_x - AO\_DMIC\_IN\_x - SDCARD\_x - GPIO[18,17,11,9,8,6]/x - CANx - SDIO\_x (TX2i only)

Note: The Pin Descriptions section of the Jetson TX2/TX2i Data Sheet includes the pin type information.

### 13.2 Internal Pull-ups for CZ Type Pins at Power-on

The MPIO pads of type CZ (see note) are on blocks that can be powered at 1.8V or 3.3V. If the associated block is powered at 1.8V, the internal pull-up at initial power-on is not effective. The signal may only be pulled up a fraction of the 1.8V rail. Once the system boots, software can configure the pins for 1.8V operation and the internal pull-ups will work correctly. Signals that need the pull-ups during power-on should have external pull-up resistors added. If the associated block is powered at 3.3V by default, the pull-ups work correctly. The affected pins listed below. These are the module CZ Type Pins on blocks powered at 1.8V with Power-on-Reset Default of Internal Pull-up Enabled. The SD\_CARD & SDIO (TX2i only) pins are CZ type, but the associated power rails are not enabled at power-on – software enables these at a later time. As long as the software configures the pins appropriately for the voltage, the issue will not affect the SD\_CARD & SDIO (TX2i only) pins.

- CAN1\_DOUT
- CAN1\_DIN
- CAN0\_DOUT
- CAN0\_DIN

Note: The Pin Descriptions section of Jetson TX2/TX2i Data Sheetincludes the pin type information.

# 13.3 Schmitt Trigger Usage

The MPIO pins have an option to enable or disable Schmitt Trigger mode on a per-pin basis. This mode is recommended for pins used for edge-sensitive functions such as input clocks, or other functions where each edge detected will affect the operation of a device. Schmitt Trigger mode provides better noise immunity, and can help avoid extra edges from being "seen" by the Tegra inputs. Input clocks include the I2S & SPI clocks (I2Sx\_SCLK & SPIx\_SCK) when Tegra is in slave mode. The FAN\_TACH pin is another input that could be affected by noise on the signal edges. The SD\_CARD pin (Tegra SDMMC1\_CLK function), while used to output the SD clock, also samples the clock at the input to help with read timing. Therefore, the SD\_CARD\_CLK pin may benefit from enabling Schmitt Trigger mode. Care should be taken if the Schmitt Trigger mode setting is changed from the default initialization mode as this can have an effect on interface timing.

# 13.4 Pins Pulled/Driven High During Power-on

Jetson TX2/TX2i is powered up before the carrier board (See Power Sequencing section). The table below lists the pins on the module that default to being pulled or driven high. Care must be taken on the carrier board design to ensure that any of these pins that connect to devices on the carrier board (or devices connected to the carrier board) do not cause damage or excessive leakage to those devices. The SD\_CARD & SDIO (TX2i only) pins are not included because the associated power rails are not enabled at power-on – software enables these at a later time. Some of the ways to avoid issues with sensitive devices are:

• External pull-downs on the carrier board that are strong enough to keep the signals low are one solution, given that this does not affect the function of the pin. This will not work with RESET\_IN# which is actively driven high.



 Buffers or level shifters can be used to separate the signals from devices that may be affected. The buffer/shifter should be disabled until the device power is enabled.

Table 87. Module Pins Pulled/Driven High by Tegra Prior to CARRIER\_PWR\_ON Active

Module Pin	Power-on Reset	Pull-up Strength	Module Pin	Power-on Reset	Pull-up Strength
	Default	(kΩ)		Default	(kΩ)
DSPK_OUT_CLK	Internal Pull-up	~100	JTAG_TMS	Internal Pull-up	~100
SPI1_CSO#	Internal Pull-up	~100	JTAG_TDI	Internal Pull-up	~100
RESET_IN#	Driven High	na	UART1_RX	Internal Pull-up	~100
FORCE_RECOV#	Internal Pull-up	~100	SPIO_MISO	Internal Pull-up	~100
SLEEP#	Internal Pull-up	~100	SPIO_MOSI	Internal Pull-up	~100
GPIO7_TOUCH_RST	Driven High	na	CAN1_TX	Internal Pull-up	~20
CARRIER_STBY#	Driven High	na	CAN1_RX	Internal Pull-up	~20
GPIO5/CAM_FLASH_EN	Internal Pull-up	~100	CANO_TX	Internal Pull-up	~20
USB0_VBUS_DET	Internal Pull-up	~100	CANO_RX	Internal Pull-up	~20
SPI2_CS1#	Internal Pull-up	~100	GPIO6_TOUCH_INT	Driven High	na
SPI2_CS0#	Internal Pull-up	~100	GPIO3_CAM1_RST#	Internal Pull-up	~18
UARTO_TX	Internal Pull-up	~100	CAM_VSYNC	Internal Pull-up	~18
UARTO_RX	Internal Pull-up	~100	GPIO2_CAM0_RST#	Internal Pull-up	~18
WDT_TIME_OUT#	Driven High	na			

Table 88. Module Pins Pulled High on the Module Prior to CARRIER\_PWR\_ON Active

Module Pin	Pull-up Supply Voltage (V)	External Pull-up (kΩ)	Module Pin	Pull-up Supply Voltage (V)	External Pull-up (kΩ)
VIN_PWR_BAD#	5.0	10	USB0_EN_OC#	3.3	100
RESET_OUT#	1.8	100	USB1_EN_OC#	3.3	100
I2C_GPO_CLK/DAT	1.8	1.0	PEX0_CLKREQ#	3.3	56
I2C_GP1_CLK/DAT	3.3	1.0	PEXO_RST#	3.3	56
I2C_GP2_CLK/DAT	1.8	1.0	PEX1_CLKREQ#	3.3	56
I2C_GP3_CLK/DAT	1.8	1.0	PEX1_RST#	3.3	56
I2C_PM_CLK/DAT	1.8	1.0	PEX2_CLKREQ#	3.3	56
I2C_CAM_CLK/DAT	1.8	1.0	PEX2_RST#	3.3	56
			PEX_WAKE#	3.3	56

# 13.5 Pad Drive Strength

The table below provides the maximum MPIO pad output drive current when the pad is configured for the maximum DRVUP/DRVDN values (11111b). The MPIO pad types include the ST, DD, CZ and LV\_CZ type pads. The pad types can be found in the Jetson TX2/TX2i Module Data Sheet.

Table 89. MPIO Maximum Output Drive Current

IOL/IOH	Pad Type	VOL	VOH
+/- 1mA	ST	0.15*VDD	0.825*VDD
+/- 1mA	DD	0.15*VDD	0.8*VDD
+/- 1mA	CZ (1.8V mode)	0.15*VDD	0.85*VDD
+/- 1mA	CZ (3.3V mode)	0.15*VDD	0.85*VDD
+/- 1mA	LV_CZ	0.15*VDD	0.85*VDD
+/- 2mA	ST	0.15*VDD	0.7*VDD
+/- 2mA	DD	0.175*VDD	0.7*VDD
+/- 2mA	CZ (1.8V mode)	0.25*VDD	0.75*VDD
+/- 2mA	CZ (3.3V mode)	0.15*VDD	0.75*VDD
+/- 2mA	LV_CZ	0.25*VDD	0.75*VDD



## 14.0 UNUSED INTERFACE TERMINATIONS

### 14.1 Unused MPIO Interfaces

The following Jetson TX2/TX2i pins (& groups of pins) are MPIO (Multi-purpose Standard CMOS Pad) pins that support either special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups listed below that are not used can be left unconnected.

Table 90. Unused MPIO pins / Pin Groups

Module Pins / Pin Groups	Module Pins / Pin Groups
SLEEP#	SD_CARD, SDIO (TX2i only)
BATLOW#	AUDIO_x
FORCE_RECOV#	12S
RESET_OUT#	DMIC
WDT_TIME_OUT#	DSPK
CARRIER_STBY#	UART
CHARGER_PRSNT#	I2C
CHARGING#	SPI
USBx_EN_OC#	TOUCH_x
PEXx_REFCLK/RST/CLKREQ/WAKE	WIFI_WAKE_x
LCD0_BKLT_PWM, FAN_PWM	MODEM_x, MDM2AP_x, AP2MDM_x
CAN	GPIO_EXP[1:0]_INT
LCD_x	ALS_PROX_INT, MOTION_INT
DPO_HPD, DP1_HPD, HDMI_CEC	JTAG
CAM Control, Clock	

### 14.2 Unused SFIO Interface Pins

See the Unused SFIO (Special Function I/O) interface pins section in the Checklist at the end of this document.



The checklist below is intended to help ensure that the correct connections have been made in a design. The check items describe connections for the various interfaces and the "Same/Diff/NA" column is intended to be used to indicate whether the design matches the check item description, is different, or is not applicable to the design.

Table 91. Checklist

Check Item Description			Same/Diff/N
Module Signal Termi	nations (Present on the module -	- shown for reference only)	
and the second s	ra internal Pull-up/down resistors. External	•	
	Parallel Termination	Series Termination	
JSB/PCIe			
JSB0_EN_OC#	External 100KΩ pull-up to 3.3V	L	
JSB1 EN OC#	External 100KΩ pull-up to 3.3V		
JSB0_VBUS_DET	External 100K2 pair up to 5.5V	Level shifter between Tegra & the module	
		USBO VBUS DET pin	
PEXO_CLKREQ#	External 56KΩ pull-up to 3.3V	-	
PEXO RST#	External 56KΩ pull-up to 3.3V	-	
EX1 CLKREQ#	External 56KΩ pull-up to 3.3V	-	
EX1 RST#	External 56KΩ pull-up to 3.3V	-	
PEX2_CLKREQ#	External 56KΩ pull-up to 3.3V	_	
PEX2 RST#	External 56KΩ pull-up to 3.3V	-	
PEX_WAKE#	External 56KΩ pull-up to 3.3V	-	
HDMI/DP/eDP			
DPO HPD	Internal pull-down	1-	
P1_HPD	Internal pull-down		
2C			
	External 11/0 multium to 1 01/		
2C_GP0_CLK/DAT 2C_GP1_CLK/DAT	External 1KΩ pull-up to 1.8V  External 1KΩ pull-up to 3.3V		<del></del>
2C_GP1_CLK/DAT 2C_GP2_CLK/DAT	External 1KΩ pull-up to 3.3V External 1KΩ pull-up to 1.8V		+
2C_GP3_CLK/DAT	External 1KΩ pull-up to 1.8V	_	
2C_GPS_CLK/DAT 2C_PM_CLK/DAT	External 1KΩ pull-up to 1.8V	_	
2C_CAM_CLK/DAT	External 1KΩ Pull Up to 1.8V		
	External 1R27 dil Op to 1.8V		
SPI	T		
SPIO_MOSI	Internal pull-down	-	
PIO_MISO	Internal pull-down	-	
SPIO_CLK	Internal pull-down	<u> </u>	
SPIO_CSO#	Internal pull-up to 1.8V	_	
PI1_MOSI	Internal pull-down	-	
PI1_MISO	Internal pull-down	-	
PI1_CLK	Internal pull-down	_	
SPI1_CSO#	Internal pull-up to 1.8V	-	
SPI2_MOSI	Internal Pull Down		
PI2_MISO	Internal Pull Down	_	
PI2_CLK	Internal Pull Down		
PI2_CS0#	Internal pull-up to 1.8V		
PI2_CS1#	Internal pull-up to 1.8V	<u> </u>	
SD Card			
DCARD_CMD	Internal pull-up to 1.8V/3.3V	-	
DCARD_D[3:0]	Internal pull-up to 1.8V/3.3V	-	
DCARD_CD#	Internal pull-up to 1.8V	-	
DCARD_WP	Internal pull-up to 1.8V	-	
SD Card			
DIO_CMD	Internal pull-up to 1.8V		
DIO_D[3:0]	Internal pull-up to 1.8V		
mbedded Display			
CD_TE	Internal pull-down	-	
GPIO			



		T T T T T T T T T T T T T T T T T T T	
GPIO0_CAM0_PWR	Internal pull-down to GND	_	
GPIO1_CAM1_PWR	Internal pull-down to GND	_	
GPIO2_CAM0_RST	Internal pull-up to 1.8V	_	
GPIO3 CAM1 RST	Internal pull-up to 1.8V	-	
GPIO4 CAM STROBE	Internal pull-down to GND	_	
GPIO5 CAM FLASH EN	Internal pull-up to 1.8V	_	
	· · · ·		
GPIO6/TOUCH_INT	Internal pull-up to 1.8V	-	
GPIO7/TOUCH_RST	(Driven high)	_	
GPIO8/ALS_PROX_INT	Internal pull-up to 1.8V	=	
GPIO9/MOTION_INT	Internal pull-up to 1.8V	_	
GPIO10/WIFI WAKE AP	Internal pull-up to 1.8V	-	
GPIO11_AP_WAKE_BT	Internal pull-down to GND	_	
GPIO12 BT EN	Internal pull-down to GND	_	
GPIO13/BT_WAKE_AP	Internal pull-up to 1.8V		
	' '		
GPIO14_AP_WAKE_MDM	(Driven low)	_	
GPIO15_AP2MDM_READY	(Driven low)	_	
GPIO16/MDM_WAKE_AP	Internal pull-up to 1.8V	_	
GPIO17/MDM2AP_READY	Internal pull-up to 1.8V	_	
GPIO18/MDM_COLDBOOT	Internal pull-up to 1.8V	_	
GPIO19/AUD RST	Internal pull-up to 1.8V	_	
GPIO20/AUD INT	Internal pull-up to 1.8V	_	
GPIO EXPO INT	Internal pull-up to 1.8V	_	
	· · ·	_	
GPIO_EXP1_INT	Internal pull-up to 1.8V		
System Control			
VIN PWR BAD#	External 10kΩ pull-up to 3.8V	_	
CARRIER_PWR_ON	External 10kΩ pull-up to 3.3V		
FORCE RECOV#	Internal pull-up to 1.8V	_	
SLEEP#	Internal pull-up to 1.8V	_	
POWER_BTN#	Internal Pull Up to 1.8V near Tegra & PMIC	BAT54CW Schottky barrier diodes	
	internal Pull-up to 5.0V on other side of		
	diodes (module pin side)		
RESET_IN#	External 10kΩ pull-up to 1.8V	_	
RESET_IN# RESET_OUT#	External $10k\Omega$ pull-up to $1.8V$ External $100k\Omega$ pull-up to $1.8V$ near Tegra	-	
	External 100kΩ pull-up to 1.8V near Tegra	-	
	External $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up	_	
RESET_OUT#	External $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode	-	
RESET_OUT#  SYS_WAKE# (TX2i only)	External $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode External $10k\Omega$ pull-up to $1.8V$	-	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH	External $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode	-	
RESET_OUT#  SYS_WAKE# (TX2i only)	External $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode External $10k\Omega$ pull-up to $1.8V$		
RESET_OUT#  SYS_WAKE# (TX2i only) FAN_TACH Charging	External $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode External $10k\Omega$ pull-up to $1.8V$		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH	External $100 k\Omega$ pull-up to $1.8 V$ near Tegra (module pin side) & external $10 k\Omega$ pull-up to $1.8 V$ on the other side of a diode External $10 k\Omega$ pull-up to $1.8 V$ Internal pull-up to $1.8 V$ External $4.7 k\Omega$ pull-up to $5 V$ & Internal		
RESET_OUT#  SYS_WAKE# (TX2i only) FAN_TACH Charging	External $100 k\Omega$ pull-up to $1.8 V$ near Tegra (module pin side) & external $10 k\Omega$ pull-up to $1.8 V$ on the other side of a diode External $10 k\Omega$ pull-up to $1.8 V$ Internal pull-up to $1.8 V$ External $4.7 k\Omega$ pull-up to $5 V$ & Internal PMIC pull-up to $5.0 V$ once FET is enabled		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#	External $100 k\Omega$ pull-up to $1.8 V$ near Tegra (module pin side) & external $10 k\Omega$ pull-up to $1.8 V$ on the other side of a diode External $10 k\Omega$ pull-up to $1.8 V$ Internal pull-up to $1.8 V$ External $4.7 k\Omega$ pull-up to $5 V$ Internal PMIC pull-up to $5.0 V$ once FET is enabled by $VDD_IN$ on $VIN_PWR_BAD\#$ inactive.	-	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#	External $100 \text{k}\Omega$ pull-up to $1.8 \text{V}$ near Tegra (module pin side) & external $10 \text{k}\Omega$ pull-up to $1.8 \text{V}$ on the other side of a diode External $10 \text{k}\Omega$ pull-up to $1.8 \text{V}$ Internal pull-up to $1.8 \text{V}$ External $4.7 \text{k}\Omega$ pull-up to $5 \text{V}$ & Internal PMIC pull-up to $5.0 \text{V}$ once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8 \text{V}$		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#	External $100 k\Omega$ pull-up to $1.8 V$ near Tegra (module pin side) & external $10 k\Omega$ pull-up to $1.8 V$ on the other side of a diode External $10 k\Omega$ pull-up to $1.8 V$ Internal pull-up to $1.8 V$ External $4.7 k\Omega$ pull-up to $5 V$ Internal PMIC pull-up to $5.0 V$ once FET is enabled by $VDD_IN$ on $VIN_PWR_BAD\#$ inactive.	- - -	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#	External $100 \text{k}\Omega$ pull-up to $1.8 \text{V}$ near Tegra (module pin side) & external $10 \text{k}\Omega$ pull-up to $1.8 \text{V}$ on the other side of a diode External $10 \text{k}\Omega$ pull-up to $1.8 \text{V}$ Internal pull-up to $1.8 \text{V}$ External $4.7 \text{k}\Omega$ pull-up to $5 \text{V}$ & Internal PMIC pull-up to $5.0 \text{V}$ once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8 \text{V}$	- - - -	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#	External $100 \text{k}\Omega$ pull-up to $1.8 \text{V}$ near Tegra (module pin side) & external $10 \text{k}\Omega$ pull-up to $1.8 \text{V}$ on the other side of a diode External $10 \text{k}\Omega$ pull-up to $1.8 \text{V}$ Internal pull-up to $1.8 \text{V}$ External $4.7 \text{k}\Omega$ pull-up to $5 \text{V}$ & Internal PMIC pull-up to $5.0 \text{V}$ once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8 \text{V}$	- - - -	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK	External $100$ k $\Omega$ pull-up to $1.8$ V near Tegra (module pin side) & external $10$ k $\Omega$ pull-up to $1.8$ V on the other side of a diode External $10$ k $\Omega$ pull-up to $1.8$ V Internal pull-up to $1.8$ V External $4.7$ k $\Omega$ pull-up to $5.0$ V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8$ V Internal pull-up to $1.8$ V External $100$ K $\Omega$ pull-down to $10$ K $\Omega$ External $100$ K $\Omega$ pull-down to $10$ K $\Omega$ PMD	- - - - -	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG	External $100$ k $\Omega$ pull-up to $1.8$ V near Tegra (module pin side) & external $10$ k $\Omega$ pull-up to $1.8$ V on the other side of a diode External $10$ k $\Omega$ pull-up to $1.8$ V Internal pull-up to $1.8$ V External $4.7$ k $\Omega$ pull-up to $5.0$ V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8$ V Internal pull-up to $1.8$ V External $100$ K $\Omega$ pull-down to GND External $100$ K $\Omega$ pull-down to GND & $0.1$ uF		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0	External $100$ k $\Omega$ pull-up to $1.8$ V near Tegra (module pin side) & external $10$ k $\Omega$ pull-up to $1.8$ V on the other side of a diode External $10$ k $\Omega$ pull-up to $1.8$ V Internal pull-up to $1.8$ V External $4.7$ k $\Omega$ pull-up to $5.0$ V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8$ V Internal pull-up to $1.8$ V External $100$ K $\Omega$ pull-down to GND External $100$ K $\Omega$ pull-down to GND & $0.1$ UF capacitor to GND		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_GP0  JTAG_GP1	External $100$ k $\Omega$ pull-up to $1.8$ V near Tegra (module pin side) & external $10$ k $\Omega$ pull-up to $1.8$ V on the other side of a diode External $10$ k $\Omega$ pull-up to $1.8$ V Internal pull-up to $1.8$ V External $4.7$ k $\Omega$ pull-up to $5.0$ V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8$ V Internal pull-up to $1.8$ V External $100$ K $\Omega$ pull-down to <b>GND</b> External $100$ K $\Omega$ pull-down to <b>GND</b> & $0.1$ UF capacitor to GND		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0	External $100$ k $\Omega$ pull-up to $1.8$ V near Tegra (module pin side) & external $10$ k $\Omega$ pull-up to $1.8$ V on the other side of a diode External $10$ k $\Omega$ pull-up to $1.8$ V Internal pull-up to $1.8$ V External $4.7$ k $\Omega$ pull-up to $5.0$ V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to $1.8$ V Internal pull-up to $1.8$ V External $100$ K $\Omega$ pull-down to <b>GND</b> External $100$ K $\Omega$ pull-down to <b>GND</b> & $0.1$ UF capacitor to GND		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode  External 10kΩ pull-up to 1.8V  Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5V & Internal PMIC pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive.  Internal pull-up to 1.8V  Internal pull-up to 1.8V  External 100KΩ pull-down to GND  External 100KΩ pull-down to GND & 0.1uF capacitor to GND  External 100KΩ pull-down to GND  External 100KΩ pull-down to GND		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used)	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode  External 10kΩ pull-up to 1.8V  Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5V & Internal PMIC pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive.  Internal pull-up to 1.8V  Internal pull-up to 1.8V  External 100KΩ pull-down to GND  External 100KΩ pull-down to GND & 0.1uF capacitor to GND  External 100KΩ pull-down to GND  External 100KΩ pull-down to GND		
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used)	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the office of the control of the cont	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the of the control of the cont	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination  0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination  0.1uF capacitors 0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination  0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination  0.1uF capacitors 0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination  0.1uF capacitors 0.1uF capacitors 0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used) Series Termination  0.1uF capacitors 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors directly connected 0.1uF capacitors directly connected 0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used)  Series Termination  0.1uF capacitors 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors directly connected 0.1uF capacitors directly connected 0.1uF capacitors 0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used)  Series Termination  0.1uF capacitors 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors directly connected 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors	
RESET_OUT#  SYS_WAKE# (TX2i only)  FAN_TACH  Charging  CHARGER_PRSNT#  CHARGING#  BATLOW#  JTAG  JTAG_TCK  JTAG_GP0  JTAG_GP1  Carrier Board Signal Termina  (To be implemented on the of the o	External 100kΩ pull-up to 1.8V near Tegra (module pin side) & external 10kΩ pull-up to 1.8V on the other side of a diode External 10kΩ pull-up to 1.8V Internal pull-up to 1.8V  External 4.7kΩ pull-up to 5.0V once FET is enabled by VDD_IN on & VIN_PWR_BAD# inactive. Internal pull-up to 1.8V  External 100KΩ pull-down to GND External 100KΩ pull-down to GND & 0.1uF capacitor to GND External 100KΩ pull-down to GND	at are used)  Series Termination  0.1uF capacitors 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors directly connected 0.1uF capacitors directly connected 0.1uF capacitors 0.1uF capacitors	



IIVIDIA.		r					
PEX1_RX+/-		_			0.1uF capacitors if		
PEX2_RX+/-		_			0.1uF capacitors if directly connected		
PEX_RFU_RX+/-		_			0.1uF capacitors		
SATA_TX+/-		_			0.01uF capacitors	· · · · · · · · · · · · · · · · · · ·	
SATA_RX+/-		- (			0.01uF capacitors		
SATA_DEV_SLP		_			1.8V to 3.3V Level	Shifter	
Ethernet							
GBE_MDI0+/-	_			Magnetics near RJ4	15 connector		
GBE_MDI1+/-		_			Magnetics near RJ4	15 connector	
GBE MDI2+/-		_			Magnetics near RJ4		
GBE MDI3+/-		_			Magnetics near RJ4		
GBE LINK100#		_				rrent Limiting Circuit	
GBE LINK1000#		_				rrent Limiting Circuit	<del>                                     </del>
GBE LINK ACT#		 				rrent Limiting Circuit	
DP[1:0] for eDP/	DP .				EED and pair up ca	intent Limiting Circuit	
DPx TX3+/-		_			0 1uE capacitors		
					0.1uF capacitors		+
DPx_TX2+/-		_			0.1uF capacitors		<del>                                     </del>
DPx_TX1+/-		_			0.1uF capacitors		1
DPx_TX0+/-		_			0.1uF capacitors		<b>_</b>
DPx_AUX_CH+		100kΩ Pull-d (DP only)	own to GN	D near connector	0.1uF capacitor		
DPx_AUX_CH-			p to 3.3V r	ear connector (DF	0.1uF capacitor		
DPx HPD			to 1.8V ne	ar main conn. &	Level Shifter (w/ou	tput toward main	<del>                                     </del>
_		•		<b>D</b> on DP side of		ain connector & 100kΩ	
		level shifter.			,	ector. Level shifter must be	
					non-inverting.		
DP[1:0] for HDMI							
DPx_TX3+/-		499Ω, 1% res	1% resistor to 600Ω bead to <b>GND</b>		0.1uF capacitors	0.1uF capacitors	
DPx_TX2+/-		499Ω, 1% res	1% resistor to 600Ω bead to <b>GND</b>		0.1uF capacitors	0.1uF capacitors	
DPx TX1+/-		499Ω, 1% res	1% resistor to 600Ω bead to <b>GND</b>		0.1uF capacitors	0.1uF capacitors	
DPx TX0+/-		,	, 1% resistor to $600\Omega$ bead to <b>GND</b>			0.1uF capacitors	
DPx AUX CH+/-			Ω Pull-up to 3.3V near main conn. &			Bidirectional level shifter between Pull-ups in	
			8kΩ Pull-up to 5V near HDMI conn.		Parallel Terminatio	•	
DPx HPD			kΩ Pull-up to 1.8V near main conn. &			tput toward main connector)	
				<b>D</b> near HDMI coni	, ,	Pull-down in Parallel	
		100.121 . a a		2	· ·	n. Level shifter can be	
						verting. 100kΩ series	
					_	ull-down & HDMI connector.	
Power							
Module Power Si	ınnlies						
			(\/)	Supply Type	Source	Enable	<del>                                     </del>
Supply (Carrier Board)		\ danta:	(V)	Supply Type	Source	Enable	<del>                                     </del>
VDD_IN	Main Supply from A	auapter		Adapter	na	na	
			19.6				
			TX2i:				
VDD DTC	Deal Bornel	l	9.0-19.0	DMIC's	C		<del>                                     </del>
VDD_RTC	Real-time clock sup	pıy	1.65-5.5	PMIC is supply	Super cap or coin	na	
				when charging	cell is source when		
				cap or coin cell	system power		
	1		<u> </u>	<u> </u>	removed		
Carrier Board Sup							
VDD_MUX	Main power input f	rom DC	TX2: 5.5-	FETs	DC Adapter		
	Adapter		19.6				
			TX2i:				
			9.0-19.0				
VDD_5V0_IO_SYS	Main 5V supply		5.0	DC/DC	VDD_MUX	CARRIER_PWR_ON	
VDD_3V3_SYS	Main 3.3V supply		3.3	DC/DC	VDD_MUX	3V3_SYS_BUCK_EN	
VDD_1V8	Main 1.8V supply		1.8	DC/DC	VDD_5V0_IO_SYS	1V8_IO_VREG_EN	
VDD 2012 015	2 20/ . " . " . "	-1 -: `	2.2	FFT. /: /	VDD 21/2 01/2	(VDD_3V3_SYS_PG)	<b></b>
VDD_3V3_SLP	3.3V rail, off in Slee	p (various)	3.3	FETs/Load Switch	VDD_3V3_SYS	SOC_PWR_REQ	
	1		<u> </u>	JWILLII	<u> </u>		



NVIDIA.						
VDD_5V0_IO_SLP	5V rail, off in Sleep (SATA/FAN)	5	FETs/Load Switch	VDD_5V0_IO_SYS	VDD_3V3_SLP	
VDD 12V SLP	PCIe & SATA connectors	12	Boost	VDD 5V0 IO SYS	VDD 3V3 SLP	
VDD VBUS CON	VBUS (USB 2.0 Type AB conn)	5.0	Load Switch	VDD 5V0 IO SYS	USB VBUS ENO	
USB VBUS	VBUS (USB 3.0 Type A conn)	5.0	Load Switch	VDD_5V0_IO_SYS	USB_VBUS_EN1	
SD_CARD_SW_PWR	SD Card power rail	3.3	Load Switch	VDD_3V3_SYS	SDCARD_VDD_EN	
	5V rail for HDMI connector	5.0	Load Switch	VDD 5V0 IO SYS	GPIO Expander U29, P14	
VDD TS 1V8	1.8V rail for touch screen	1.8	Load Switch	VDD 1V8	GPIO Expander U29, P01	
AVDD_TS_DIS	High voltage rail for touch	3.3	Load Switch	VDD_1V8	GFTO Expander 029, F01	
AVDD_13_DIS	screen	3.3	LOAU SWILCIT	VDD_3V3_3LP	GPIO Expander U29, P02	
VDD_LCD_1V8_DIS	1.8V rail for panel	1.8	Load Switch	VDD_1V8	GPIO Expander U29, P11	
VDD_DIS_3V3_LCD	High voltage rail for panel	3.3	Load Switch	VDD_3V3_SYS	GPIO Expander U29, P03	
VDD_1V2	Generic 1.2V display rail	1.2	LDO	VDD_1V8	GPIO Expander U29, P12	
DVDD_CAM_IO_1V8	1.8V rail for camera I/O	1.8	Load Switch	VDD_1V8	GPIO Expander U28, P11	
AVDD_CAM	High voltage rail for cameras	2.8	Load Switch	VDD_3V3_SLP	GPIO Expander U29, P15	
DVDD_CAM_IO_1V2	1.2V rail for camera Core	1.2	LDO	VDD_1V8	GPIO Expander U28, P12	
Power Control						
	cts to Carrier Board main power i	nnut & disc	harge circuit. Ina	ctive when main suppl	v is stable	
	ed as enable for Carrier Board main	•			,	<del> </del>
	ier board connects to devices req				s (reset button etc.)	<del> </del>
	dule from Carrier Board when a fo		•	•	•	
	s to button or similar to pull POW			•	,	
<u>_</u>	•	_	•	•	•	<del> </del>
	ton or similar to pull SLEEP# to GN	•	•	· · ·	ioue	<del> </del>
_	cts to enable of supplies that shou	ııa pe ott ir	i Sieep mode such	as <b>vบบ_3v3_SLP</b>		
Power Discharge						
VIN_PWR_BAD# conne	cts to Carrier Board main power i	nput & disc	charge circuit. Ina	ctive when main suppl	y is stable	
VDD_5V0_IO_SYS Disch	narge implemented: FET enabled	by <b>DISCHA</b>	RGE w/Source GN	<b>D</b> 'd & 100Ω to <b>VDD_5</b>	V0_IO_SYS	
VDD_3V3_SYS Discharge	e implemented: FET enabled by	DISCHARGI	E w/Source GND'd	& 47Ω to <b>VDD_3V3_</b> S	YS	
VDD 1V8 Discharge imp	plemented: FET enabled by DISCI	HARGE w/S	Source GND'd & 36	Ω to <b>VDD 1V8</b>		
	e implemented: FET enabled by				LP	
	e implemented: FET enabled by					
	arge implemented: FET enabled					
Wake Event Pins	0 1	,				
If Audio Interrupt requir	red, <b>GPIO20_AUD_INT</b> pin is used	i				
If External BT Wake Rec	uest to AP required, GPIO13_BT_	WAKE_AP	pin is used			
If External WLAN Wake	Request to AP required, GPIO10_	WIFI_WAI	KE_AP pin is used			
If Modem to AP Ready r	equired, GPIO17_MDM2AP_REA	<b>DY</b> pin is u	sed			
If Modem Coldboot Ale	rt required, GPIO18_MDM_COLD	<b>BOOT</b> pin	is used			
If HDMI CEC required, H	IDMI CEC pin is used					
If GPIO Exapander 0 Into	errupt required, GPIO_EXPO_INT	pin is used				
· ·	uired, POWER BTN# pin is used					
	quired, <b>CHARGING#</b> pin is used					<del> </del>
	arrier Board required, SLEEP# pin	is used				
	terrupt required, GPIO8 ALS PRO		is used			<del> </del>
	required, <b>DP1 HPD</b> pin is used		4364			<del> </del>
	required, <b>BATLOW#</b> pin is used					<del> </del>
,		: NADRA 14	IAVE AD min in the contract	4		<del> </del>
	e Request to AP required, GPIO16			u		<del> </del>
	rrupt required, GPIO6_TOUCH_IN					<del>                                     </del>
USB/PEX/SATA	upt required, GPIO9_MOTION_IN	i i pin is use	eu			
USB 2.0	Connections					
	ed as device for USB recovery at a	minimum				
	if used, connects to the module U		ID nin			<del> </del>
	onnects to load switch (if host sur		_	ET pin on the module(	100kΩ resistor to GND	
required)	atod to DI/D wine at 1900 2.0	nnocks:/-!	vies			<u> </u>
	cted to D+/D- pins on USB 2.0 co		vice.			<b></b>
	sed are suitable for USB High-spee	ed				
USB 3.0						
USB_SSO_RX+/- conne	cted to RX+/- pins on USB 3.0 con	nector, Dev	vice, Hub, etc. (mu	xed w/PCIe #2 on mod	dule)	
USB_SSO_TX+/- connec	cted to TX+/- pins on USB 3.0 conr	n., Device,	Hub, etc. (muxed v	w/PCIe #2 on module	- See Signal Terminations)	
	faces taken from USB_SS1 or PEX			•	- '	
		(- 50	J	,		



See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended	
See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended	
PCIe PCIe	
PCIe Controller #0 (x1 by default – supports up to x4. Lanes [2:1] of x4 configuration shared w/USB_SS#[2:1]	
PEXO used for 3.3V single-lane device/connector (lane 0 of PCIe x1 connector on reference Carrier Board)	
PEX0 & USB_SS1 used for 3.3V 2-lane device/connector	
PEXO, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector	
TX+/- connected to corresponding pins on connector, or RX+/- on device on the carrier board (See Signal Terminations)	
RX+/- connected to corresponding pins on connector, or TX+/- on device on the carrier board	
AC caps are provided for device TX pins (those connected to the module RX+/–) if device is on the carrier board (See Signal	
Terminations)	
Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEXO_REFCLK+/-	
Clock Request & Reset for PCIe Controller #0 are PEXO_CLKREQ# & PEXO_RST#	
PCIe Controller #1 (x1 – Shared with PCIe Controller #0 lane 2)	
PEX2 used for 3.3V single-lane device/connector  TX+/- connected to corresponding pins on connector, or RX+/- on device on the carrier board (See Signal Terminations)	
RX+/- connected to corresponding pins on connector, or RX+/- on device on the carrier board (see signal reminations)	
AC caps are provided for device TX pins (those connected to the module RX+/–) if device is on the carrier board (See Signal	
Terminations)	
Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX2_REFCLK+/-	
Clock Request & Reset for PCIe Controller #1 are PEX2 CLKREQ# & PEX2 RST# (See Signal Terminations)	
PCIe Controller #2 (x1)	
PEX1 used for 3.3V single-lane device/connector (M.2 connector on Jetson carrier board) or USB_SS#0 (controlled by on module mux)	
TX+/- connected to corresponding pins on connector, or RX+/- on device on the carrier board (See Signal Terminations)	
RX+/- connected to corresponding pins on connector, or TX+/- on device on the carrier board	
AC caps are provided for device TX pins (those connected to the module RX+/–) if device is on the carrier board (See Signal	
Terminations)	
Reference clock used for PCIe Controller #2 (single-lane PCIe interface) is PEX1_REFCLK+/-	
Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (PEX1_CLKREQ# muxed with SATA_DEV_SLP on module -	
See Signal Terminations)	
Common	
PEX_WAKE# connected to WAKE pins on devices/connectors (See Signal Terminations)	
SATA	
SATA_TX+/- connected to TX_P/N pins of SATA connector (or RX+/- pins of onboard device) (See Signal Terminations)	
SATA_RX+/- connected to RX_P/N pins of SATA connector (or TX+/- pins of onboard device) (See Signal Terminations)	
See SATA section for Common Mode Choke requirements if they are required. TDK ACM2012D-900-2P device is recommended	
See SATA section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended	
SATA_DEV_SLP connected to matching pin on device or connector (pin 10 on conn. shown in SATA section – See Signal Terminations)	
Ethernet	
GBE_MDI[3:0]+/ – connected to equivalent pins on magnetics device (See Signal Terminations)	
GBE_LINK_ACT, GBE_LINK100 & GBE_LINK1000 connected to LED pins on connector (See Signal Terminations)	
GBE_CTVREF – Not used. Leave NC.	
SDMMC Connections	
SD Card	
SDCARD_CLK connected to CLK pin of socket/device	
SDCARD_CMD connected to CMD pin of socket/device. (See Signal Terminations)	
SDCARD_D[3:0] connected to DATA[3:0] pins of socket/device. (See Signal Terminations)	
SDCARD_CD connected to the SD Card Detect pin on socket  SDCARD_WD connected to the SD Card Write Protect pin on socket /if supported)	
SDCARD_WP connected to the SD Card Write Protect pin on socket (if supported)  SDCARD_PWR_EN connected to SD Card VDD supply/load switch enable pin	
Adequate bypass caps provided on SD Card VDD rail	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended).	
SD Card	
SDIO_CLK connected to CLK pin of device SDIO_CMD connected to CMD pin of device. (See Signal Terminations)	
SDIO_D[3:0] connected to DATA[3:0] pins of device. (See Signal Terminations)  Application of the state of the	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended).	
Display Connections	
DSI	
DSI Dual Link Configurations	



DSIO_DIL10] 47—connected to lower 2 data lanes of the lower x do St interface of display DSIL_CRUP—connected to LUKp/n pins of the upper x b DSI interface of display or axt DSI interface of secondary display DSIL_CRUP—connected to LUKp/n pins of the upper x b DSI interface of display or lower 2 lanes of secondary display DSIL_DIL10] 47—connected to upper 2 data lanes of the upper x dDSI interface of display or lower 2 lanes of secondary display DSIL_DIL10] 47—connected to DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) DSIS_DIL10] 47—connected to LUKp/n pins of the 1st x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 1st x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 2rd x2 DSI interface of split link display DSIL_DIL10] 47—connected to LUKp/n pins of the 4rd x2 DSI DSI DSIL_DIL10] 47—connected to LUKp/n pins of the 4rd x2 DSI DSI DSIL_DIL10] 47—connected to LUKp/n pins of the 4rd x2 DSI DSI DSIL_DIL10] 47—connected to LUKp/n pins of the 4rd x2 DSI DSIL_DIL100] 47—connected to LUKp/n DSIL_DIL100] 47—connected to DSIL_DIL100] 47—connected to DSIL_DIL100] 47—connected to DSIL_DIL100] 47—connected to Drable of backless to DSIL_DIL100] 47—connected to Drable of DSIL_DIL100] 47—connected to DSIL_DIL100] 47—connected to DSIL_DIL100] 47—connected to DSIL_DIL100] 47—connected	I IVIDIA.	
DSI. D. Dis. Or-connected to Dupper 2 data lance of the Upper 4D DSI Interface of display in DSI. D. Dis. Or-connected to Dupper 2 data lances of the upper 4D DSI Interface of display or lower? I lances of secondary display DSI. D. Dis. Or-connected to Dupper 2 data lances of the upper 4D DSI Interface of display or lower? I lances of secondary display DSI. D. Dis. Or-connected to Upper 2 data lances of the upper 4D DSI Interface of display or upper? I lance of secondary display Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) DSIS DRIVE (Victoria) of the Upper 4D DSI Interface of Spit link display DSIS (DKI)-D-or-ectored to EXIX pin pins 0 data lance of the Interface of Spit link display DSIS (DKI)-Connected to to EXIX pin pins of the 2nd 2D DSI Interface of Spit link display DSIS (DKI)-Connected to to EXIX pin pins of the 2nd 2D DSI Interface of Spit link display DSIS (DKI)-Connected to to EXIX pin pins of the 2nd 2D DSI Interface of Spit link display DSIS (DKI)-Connected to to EXIX pin pins of the 2nd 2D DSI Interface of Spit link display DSIS (DKI)-Connected to to EXIX pin pins of the 3nd 2D DSI Interface of Spit link display DSIS (DKI)-Connected to to EXIX pin pins of the 3nd 2D DSI Interface of Spit link display DSIS (DKI)-Connected to to 10 DSIS (DKI) pins 0 data lance of the 3nd 2A/2 DSI Interface of Spit link display DSIS (DKI)-Connected to DSIS (DKI) pins 0 data lance of DSIS (DKI) pins 0 da	DSIO_CK+/— connected to CLKp/n pins of the lower x4 DSI interface of display	
DSIZ CLE/- connected to Cux/in pins of the upper val DSI interface of display or as val DSI interface of secondary display DSIZ DILDI 9/- connected to upper 2 data laines of the upper val DSI interface of display or upper 2 laines of secondary display DSIZ DILDI 9/- connected to upper 2 data laines of the upper val DSI interface of display or upper 2 laines of secondary display Anny tab/150 devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: c1pf recommended) DSI Spit Link Configurations  DSIS DRI Link Configurations  DSIS DRI Link Configurations  DSIS DRI Link Configuration on the 2 data laines of the 131x2 DSI interface of spit link display DSIZ DSI on the 2 data laines of the 131x2 DSI interface of spit link display DSIZ DSI DSID DSIZ DSI DSIZ DSI DSIZ DSIZ	DSIO_D[1:0] +/- connected to lower 2 data lanes of the lower x4 DSI interface of display	
DSIZ CLE/- connected to Cux/in pins of the upper val DSI interface of display or as val DSI interface of secondary display DSIZ DILDI 9/- connected to upper 2 data laines of the upper val DSI interface of display or upper 2 laines of secondary display DSIZ DILDI 9/- connected to upper 2 data laines of the upper val DSI interface of display or upper 2 laines of secondary display Anny tab/150 devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: c1pf recommended) DSI Spit Link Configurations  DSIS DRI Link Configurations  DSIS DRI Link Configurations  DSIS DRI Link Configuration on the 2 data laines of the 131x2 DSI interface of spit link display DSIZ DSI on the 2 data laines of the 131x2 DSI interface of spit link display DSIZ DSI DSID DSIZ DSI DSIZ DSI DSIZ DSIZ	DSI1 D[1:0] +/- connected to upper 2 data lanes of the lower x4 DSI interface of display	
DSIZ Q.11.0) 47- connected to lower 2 data lanes of the upper xID SI interface of display or place? James of secondary display DSIS Q.11.0) 47- connected to open 2 data lanes of the upper xID SI interface of display or upper 2 lanes of secondary display and provided the provided of the provided in the provided of the provided provided (low capacitive load: <pre></pre> SID CALLY - connected to 0. EX/pln pins of the 1stx 2 DSI interface of split link display DSIS Q.11.0, 14	DSI2 CK+/- connected to CLKp/n pins of the upper x4 DSI interface of display or a x4 DSI interface of secondary display	
DSIS DELIO 47- connected to upper 2 data lanes of the upper x 10st interface of display or upper 2 lanes of secondary display Amy Mont/150 devices used on DSI signish are suitable for highest frequencies supported (low capacitive load <		
Am EMINESO devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <pre>clip recommended()</pre> DSI OKEA - connected to CLKp/n pins of the 1stx2 DSI interface of split link display DSIO_CRAP - connected to to CLKp/n pins of the 1stx2 DSI interface of split link display DSII_CRAP - connected to to CLKp/n pins of the 2nd x2 DSI interface of split link display DSII_CRAP - connected to CLKp/n pins of the 2nd x2 DSI interface of split link display DSII_CRAP - connected to CLKp/n pins of the 2nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 2nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to CLKp/n pins of the 4nd x2 DSI interface of split link display DSIZ_CRAP - connected to DSI Split pins of split pins		
DSI Spit Link Configurations  SiDi C.Kr./- Connected to CLKp/n pins of the 1st x2 DSI interface of split link display  DSIO_DEJ0_1/- Connected to Up to 2 data lanes of the 1st x1/x2 DSI interface of split link display  DSIO_DEJ0_1/- Connected to Up to 2 data lanes of the 2nd x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to Up to 2 data lanes of the 2nd x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to Up to 2 data lanes of the 2nd x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to Up to 2 data lanes of the 3rd x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to Up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display  DSII_DEJ0_1/- Connected to DSII_DEJ0_1/- DISPLAY_CONNECTED (DSII_DEJ0_1/- DSII_DEJ0_1/- DSII		+
DSIO_CHZ- Connected to Like/in pins of the 1stx2 DSI interface of split link display  DSIO_DIJ_01-Or connected to Like/in pins of the 2stx2 DSI interface of split link display  DSII_DIJ_01-Or connected to Like/in pins of the 2stx2 DSI interface of split link display  DSII_DIJ_01-Or connected to Like/in pins of the 2stx2 DSI interface of split link display  DSII_DIJ_01-Or connected to Like/in pins of the 2stx2 DSI interface of split link display  DSII_DIJ_01-Or connected to Like/in pins of the 2stx2 DSI interface of split link display  DSII_DIJ_01-Or connected to up to 2 data larse of the 2stx2 DSI interface of split link display  DSII_DIJ_01-Or connected to up to 2 data larse of the 4stx2 data (1/2 DSI link display)  DSII_DIJ_01-Or connected to up to 2 data larse of the 4stx2 data (1/2 DSI link display)  DSII_DIJ_01-Or connected to up to 2 data larse of the 4stx2 data (1/2 DSI link display)  DSII_DIJ_01-Or connected to up to 2 data larse solution for the 4stx2 data (1/2 DSI link display)  DSII_DIV_01-Or connected to up to 2 data larse solution for the 4stx2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to up to 2 data larse solution for the 4stx2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to up to 2 data larse solution for the 4stx2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to up to 2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up to 1/2 data (1/2 DSI link display)  DSII_DIV_01-OR connected to Up (1/2 dSI link display)  DSII_DIV_01-OR connected		
DSID_Q1-10_1 connected to Up to 2 data lanes of the 1st x1/x2 DSI interface of spitt link display DSII_CKI-4 - connected to Using to 2 data lanes of the 2nd x2 DSI interface of spitt link display DSII_D10_1 connected to up to 2 data lanes of the 2nd x1/x2 DSI interface of spit link display DSII_D10_1 connected to up to 2 data lanes of the 2nd x1/x2 DSI interface of spitt link display DSII_D10_1 connected to up to 2 data lanes of the 3nd x1/x2 DSI interface of spitt link display DSII_D10_1 connected to up to 2 data lanes of the 3nd x1/x2 DSI interface of spitt link display DSII_D10_1 connected to to USI policy of the 4th x1/x2 DSI interface of spitt link display DSII_D10_1 connected to DSI spinsh are suitable for highest frequencies supported (low capacitive load <1pf recommended) DSII_D10_1 connected to up to 2 data lanes of the 4th x1/x2 DSI interface of spitt link display DSII_D10_1 connected to DSII_D10_1 connected to make the connected to make the connected to make the connected to make the connected to enable of backlight solution(s) DVD_PE_NORM connected to enable of backlight solution(s) DVD_PE_NORM connected to DVM input(s) of backlight solution(s) DVD_PE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVD_PE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to DII_D10_1 PMI policy of backlight solution(s) DVP_NE_NORM connected to D10_1 PMI policy of backlight solut		
DSIL (EM/P - connected to to EU/S/n pins of the 2nd s2 DSI interface of split link display  DSIL (DIA) 14 - connected to up to 2 data lanes of the 2nd s1/2/2 DSI interface of split link display  DSIL (EM/P - connected to to EU/S/n pins of the 3rd s2 DSI interface of split link display  DSIL (DIA) 4 - connected to to EU/S/n pins of the 3rd s2 DSI interface of split link display  DSIL (DIA) 4 - connected to to EU/S/n pins of the 4rd s2 DSI interface of split link display  DSIL (DIA) 4 - connected to EU/S/n pins of the 4rd s2 DSI interface of split link display  DSIL (DIA) 4 - connected to EU/S/n pins of the 4rd s2 DSI interface of split link display  DSIL (DIA) 4 - connected to explicate of DSI signals are suitable for highest frequencies supported (low capacitive laad: <1pre>c1preconnected to explicate of DSI signals are suitable for highest frequencies supported (low capacitive laad: <1pre>c1preconnected to explicate of erabled display connected to matching pin on display connector if supported  CD_VDD_EN Connected to enable of erabcided display related power supply/load switch  CD_VDD_EN connected to PWM inpublicy of backlight solution(s)  CD(1-D) BACT_PWM connected to D(3-D)(-) pins on ePP/DP connector (See E)P/HDMI Pin Mapping table & Signal Terminations)  DPA_END CONNECTED Connected to D(3-D)(-) pins on ePP/DP connector (See E)P/HDMI Pin Mapping table & Signal Terminations)  DPA_END CONNECTED CONNECTED (See E)PP/HDMI Pin Mapping table & Signal Terminations)  DPA_END Connected to D(3-D)(-) pins on HDMI Connector (See Signal Terminations)  DPA_END Connected to D(2-D)(-) pins on HDMI Connector (See Signal Terminations)  DPA_END Connected to D(2-D)(-) pins on HDMI Connector (See Signal Terminations)  DPA_END Connected to D(2-D)(-) pins on HDMI Connector (See Signal Terminations)  DPA_END Connected to D(2-D)(-) pins on HDMI Connector (See Signal Terminations)  DPA_END Connected to D(2-D)(-) pins on HDMI Connector (See Signal Terminations)  DPA_END Connected to D(2-D)(-) pins on HDMI Connector (See Signal Termina		<del> </del>
DSI. 10.19.1 - Connected to up to 2 data lanes of the 2nd st/2D ESI interface of split link display DSI2. CNI-Connected to CLK/ph miss of the 3nd st 2D Silinetface of Split link display DSI2. DSI2. 10.19.1 - Connected to up to 2 data lanes of the Srid xi/2D ESI interface of split link display DSI3. CNI-Connected to ULK/ph miss of the 4th s 2/ZD ESI interface of split link display DSI3. DSI2. One of the connected to ULK/ph miss of the 4th s 2/ZD ESI interface of split link display Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Dsiplay Connected to read the split of split present of the 4th xi/2D ESI interface of split link display Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Dsiplay Connected to read the split of split presided power supply/load switch UCD ERU FEN connected to enable of sembedded display related power supply/load switch UCD ERU FEN connected to enable of backlight solution(s) UCD BRU FEN connected to branche of backlight solution(s) UCD BRU FEN connected to DSI 30.19+/ pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations) DPD, xplXQB-C-connected to DSI 30.19+/ pins on eDP/DP connector (See DSI 30.19+ pins properties of the pins of panel/connector on the pins of the split properties of the pins of th		
DS12, CM-/- connected to LCIKp/n pins of the 3rd x2 DSI interface of split link display  DS13, DS12, DS13, DS14, Connected to up to 2 data larses of the Part x1/x2 DSI interface of split link display  DS13, DS13, DS14, Connected to LCIKp/n pins of the 4th x2 DSI interface of split link display  DS13, DS13, DS14, DS14		
DSIZ_QLP_Connected to UR_P0 inps of the 4th x2 DSI interface of split link display DSI_SCRP_Connected to UR_P0 inps of the 4th x2 DSI interface of split link display DSI_SCRP_CONNECTED to undersected to UR_P0 inps of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to up to 2 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to up to 2 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to up to 2 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to up to 2 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to up to 2 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to 3 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to 3 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to 3 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to 3 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to 3 data lanes of the 4th x2/x2 DSI interface of split link display DSI_SCRP_CONNECTED to 4 data lanes of part lanes display related power supply/Soad switch DSI_SCRP_CONNECTED to 4 data lanes display related power supply/Soad switch DSI_SCRP_CONNECTED to 4 data lanes display related by DSI interface of base lanes display related by DSI interface data lanes lanes data lanes		
DSIS_DCH_connected to LCKp/n pins of the 4th x2 DSI interface of split link display  DSIS_DCH_COM-connected to up to 2 data larse of the 4th x1/x2 DSI interface of split link display  Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  DRIPAY CONTROL Connectors  LOD_VDD_EN connected to enable of embedded display connected to matching pin on display connector if supported  LOD_VDD_EN connected to enable of embedded display related power supply/load switch  LOD_VDD_EN connected to PVPM input(s) of backlight solution(s)  LOD_IOS_BRIT_EN OF connected to PVPM input(s) of backlight solution(s)  LOD_IOS_BRIT_PVPM connected to DN_IOS_PVP pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)  DPX_LNCE_PVP_CONNECTED to Mau Lance of panel/connector (See Signal Terminations)  DPX_LNCE_PVC_CONNECTED to Mau Lance of panel/connector  ANY_EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  HDMI  DPX_TXS_PVC_CONNECTED to May not not DMI Connector (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to May not not DMI Connector (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to May not DMI DMI Connector (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to MIDMI CONNECTED (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to SEE DMI DMI Pin Mapping table) (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to SEE DMI DMI Pin Mapping table) (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to SEE DMI DMI CONNECTED (See Signal Terminations)  DPX_TXS_PVC_CONNECTED to SEE DMI DMI CONNECTED (See Signal Terminations)  DPX_TXS_DMIN CONNECTED to CONNECTED (See Signal Terminations)  DPX_TXS_DMIN CONNECTED to SEE DMIN CONNECTED (See Signal Terminations)  DPX_TXS_DMIN CONNECTED (See Signal Terminati		
DSIS DIT:01 4/- connected to up to 2 data lanes of the 4th x1/x2 DSI interface of split link display Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Deplay Control Connections LIO_TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported LIO_TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported LIO_TEAT_EN connected to enable of backlight solution(s) LIO_TEAT_EN connected to enable of backlight solution(s) LIO_TEAT_EN connected to PMM input(s) of backlight solution(s) LIO_TEAT_EN connected to 1013:01+/-pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations) DPX_TAIS-01+/- connected to LIO_TEAT_EN connector (See Signal Terminations) DPX_TAIS-01+/- connected to LIO_TEAT_EN connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins on HDMI Connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins on HDMI Connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & pins (See DP/HDMI Connector (See Signal Terminations) DPX_TAIS-0-connected to C-/C-E & D		ļ
Any EMP(ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Display Control Connections  LOD TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported LOD VIDD EN connected to enablic of embedded display related power supply/load switch LOD VIDD EN connected to enablic of embedded display related power supply/load switch LOD VIDD EN connected to remain effect of packing to solution(s)  LOD LOD EN Connected to remain effect of packing to solution(s)  EOP / DP  PD X TIX(3:01)-/- connected to DEVID pains on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)  DP X DPX, CHY-/- connected to Dig panel/connector (See Signal Terminations)  DPX AND CONNECTED TO panel/connector (See Signal Terminations)  DPX AND CONNECTED TO panel/connector (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Point (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Point (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Pin panel (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Pin panel (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Pin on HDMI Connector (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Pin on HDMI Connector (See Signal Terminations)  DPX TIX(3:01)-/- connected to Dig Devid Pin on HDMI Connector (See Signal Terminations)  DPX TIX(3:01)-/- connected to See DPX AND Cent Low Show And Cent Pin Connector (See Signal Terminations)  HDMI SV Supply connected to See DPX AND Cent Low Show And Cent Pin Cent Cent Cent Cent Cent Cent Cent Cen		
Display Control Connections  LID TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported  LID VBU EN connected to enable of embedded display related power supply/load switch  LID BRIT_EN connected to enable of benchedded display related power supply/load switch  LID BRIT_EN connected to enable of benchedded display related power supply/load switch  LID BRIT_EN connected to enable of benchedded display related power supply/load switch  LID BRIT_EN connected to DIS-01+/-pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)  DPA_BRIT_CONNECTED to DIS-01+/-pins on eDP/DP connector (See Signal Terminations)  DPA_BRIT_CONNECTED to DIS-01+/-pins on eDP/DP connector (See Signal Terminations)  DPA_BRIT_CONNECTED to DIS-01+/-pins on eDP/DP connector (See Signal Terminations)  DPA_BRIT_CONNECTED to DIS-01+/-pins on eDP/DP connector (See Signal Terminations)  DPA_BRIT_CONNECTED to DIS-01+/-pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPA_TRIS-01+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPA_TRIS-01+/- connected to DIS-01+/-pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPA_TRIS-01+/- connected to DIS-01+/-pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPA_TRIS-01+/- connected to DIS-01+/pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPA_TRIS-01+/ connected to DIS-01+/		
ILCD_TE (Issed for Tearing Effect signal from display) connected to matching pin on display connector if supported  LCD_DND_EN_Connected to enable of embedded display related power supply/load switch  LCD_EN_EN_CONNECTED to enable of backlight solution(s)  LCD_EN_EN_EN_CONNECTED to enable of backlight solution(s)  LCD_ICD_BRIT_FWM connected to PWM input(s) of backlight solution(s)  LCD_ICD_BRIT_FWM connected to PWM input(s) of backlight solution(s)  PDP_LAUK_GHY-Connected to DI3:01+/- pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)  DPP_LAUK_GHY-Connected to LOR_CONNECTED to Any Lord Enable Signal Terminations (See Signal Terminations)  DPP_LAUK_GHY-Connected to LOR_CONNECTED to See Signal Terminations (See Signal Terminations)  DPP_LAUK_GHY-Connected to C-/C- & pins on HDMI Connector (See Signal Terminations)  DPP_LAUK_GHY-Connected to DI2:1/F- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPP_LAUK_GHY-Connected to See Signal Terminations)  DPP_LAUK_GHY-Connected to See Signal Terminations (See Signal Terminations)  DPP_LAUK_GHY-Connected to See See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPP_LAUK_GHY-Connected to See See DP/LAUK_GHY-Lord See Signal Terminations)  DPP_LAUK_GHY-Connected to See See DP/LAUK_GHY-Lord See Signal Terminations)  HDMI See LORD (See Signal Terminations)  HDMI See LORD (See Signal Terminations)  DPP_LAUK_GHY-Connected to See DPP_LAUK_GHY-Lord See Signal Terminations)  HDMI See LORD (See Signal Terminations)  See HDMI section for Common Mode Choke regimements if this is required (not recommended unless EMI issues seen)  See HDMI section for Common Mode Choke regimements if this is required (not recommended unless EMI issues seen)  See HDMI section for Common Mode Choke regimements if this is required (not recommended unless EMI issues seen)  See HDMI section for Common Mode Choke regimements if this is required (not recommended unless EMI issues seen)  See HDMI section for Common Mode Choke regimements if this is required (n		
ICD_VDD_EN connected to enable of embedded display related power supply/load switch  LCD_SBKT_EN connected to Pable of backlight solution(s)  LCD[1:0]_BKT_PWM connected to PWM input(s) of backlight solution(s)  EDP_TMS(3)=/- connected to DI3:0]+/- pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)  DPX_MPD connected to Aux Lane of panel/connector (See Signal Terminations)  DPX_MPD connected to PDP pin of panel/connector (See Signal Terminations)  DPX_MPD connected to PDP pin of panel/connector (See Signal Terminations)  DPX_TM3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPX_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPX_TX3+/- connected to DI0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPX_TMS(2:0)+/- connected to DI0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPX_TMS(2:0)+/- connected to HDMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to LCD the DMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to SCI & DPX_ADMX_CH+ to SDA on HDMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to SCI & DPX_ADMX_CH+ to SDA on HDMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to SCI & DPX_ADMX_CH+ to SDA on HDMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to SCI & DPX_ADMX_CH+ to SDA on HDMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to SCI & DPX_ADMX_CH+ to SDA on HDMI Connector (See Signal Terminations)  DPX_TMS(2:0)+/- connected to SCI & DPX_DPX_CONNECTED (See Signal Terminations)  DPX_TMS(2:0)+/- connected to Connected to CAMPA_CA	' '	
LICD_BKIT_PWM connected to enable of backlight solution(s) LICQ1:0]_BKIT_PWM connected to PWM input(s) of backlight solution(s) PDP_LONG_DBKIT_PWM connected to PWM input(s) PDP_LONG_DBKIT_PWM connected to C-/C-k & pins on HDMI Connector (See Signal Terminations) PDP_LONG_DBKIT_PWM connected to PWM input(s) PDP_LONG_DBKIT_PWM inpu		
ICO15:0]_ENLT_PWM connected to PWM input(s) of backlight solution(s)	1 177	1
eDP/DP DPX_AUX_CH+/- connected to D[3:0]+/- pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations) DPX_AUX_CH+/- connected to Aux Lane of panel/connector Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: 1pf recommended) HDMI DPX_TXI3-DF- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations) DPX_TXI3-DF- connected to D[0:2]+/pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TXI3-DF- connected to D[0:2]+/pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TXI2-DF- connected to D[0:2]+/pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TXI2-DF- connected to D[0:2]+/pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TXI2-DF- connected to D[0:2]+/pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TXI2-DF- connected to CECOn HDMI Connector (See Signal Terminations)  HDMI SV publy connected to SCE & DPX_AUX_CH- to SDA on HDMI Connector (See Signal Terminations) HDMI SV supply connected to SCE & DPX_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)  HDMI SV supply connected to SCE & DPX_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. On-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  SISSID_DII:09I+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  SISSID_DII:09I+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  SISSID_DII:09I+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CISI_SOL_DII:09I+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  SISSID_DII:09I-P- connected to Camera reference clock inputs.  GPIOI _CAMI_STROBE connected to Camera reference clock inputs.  GPIOI _CAMI_STROBE connected to camera stops circul		<u> </u>
DPX_TX[3:0]+/- connected to D[3:0]+/- pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)  DPX_HDP connected to HDP Din of panel/connector  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  HDMI  DPX_TX3-/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPX_TX2-0]+/- connected to D[0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPX_TX2-0]+/- connected to D[0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPX_TX2-0]+/- connected to D[0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPX_TX1-0- connected to DED in on HDMI Connector (See Signal Terminations)  DPX_TX1-0- connected to DED in on HDMI Connector (See Signal Terminations)  HDMI_CEC connected to C-/C on HDMI Connector through gating circuitry.  DPX_DX1-0- connected to SCI. & DPX_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)  HDMI SV Supply connected to YS on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. On-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0] D[1:0]-/- connected to dock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0] D[1:0]-/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  CAM_1-WRM / GPI00_CAMO_PWRM connected to powerdown pins on camera(s).  GPI01_CAM1_PWRM / GPI00_CAMO_PWRM connected to powerdown pins on camera(s).  GPI03_CAM1_RSTB / GPI02_CAMO_RSTB connected to powerdown pins on camera module.  CAM_1-RSHB / GPI02_CAMO_RSTB connected to reset pin on any cameras with this function.  If AutoFocus Fanile is required, GPI03_CAM1_RST# connected to AF_EN pin on camera module & GPI02_CAMO_RSTB used as common reset line.	LCD[1:0]_BKLT_PWM connected to PWM input(s) of backlight solution(s)	
DPX_HDP connected to Aux Lane of panel/connector (See Signal Terminations) DPX_HDP connected to HDP pin of panel/connector Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) HDMI  DPX_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations) DPX_TX3-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX3-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- pins (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- connected to Civil-/- connected to Civil-/- connected to Civil-/- connected to Civil-/	eDP/DP	
DPX_HDP connected to Aux Lane of panel/connector (See Signal Terminations) DPX_HDP connected to HDP pin of panel/connector Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) HDMI  DPX_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations) DPX_TX3-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX3-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- pins (See Signal Terminations) DPX_TX4-DP-/- connected to Civil-/- connected to Civil-/- connected to Civil-/- connected to Civil-/- connected to Civil-/	DPx_TX[3:0]+/- connected to D[3:0]+/- pins on eDP/DP connector (See DP/HDMI Pin Mapping table & Signal Terminations)	
DPX_HPD connected to HPD pin of panel/connector Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) HDMI DPX_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations) DPX_TX2-O1+/- connected to DPD_21+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DPX_HPD connected to HPD pin on HDMI Connector (See Signal Terminations) HDMI_CEC connected to CEC on HDMI Connector through gating circuitry. DPX_HDM_CEC connected to CEC on HDMI Connector through gating circuitry.  DPX_AUX_CHH connected to SCI, & DPX_AUX_CH+ to SDA on HDMI Connector (See Signal Terminations) HDMI_SC Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen) See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0]_DLOB_CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details CSI[5:0]_DLOB-/- connected to data pins of camera. See CSI D-PHY Configurations table for details CSI[5:0]_DLOB-/- connected to to take pins of camera. See CSI D-PHY Configurations table for details CSI[5:0]_DLOB_CCMC-/- connected to to camera suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  CSI_CCAM_CK/DAT connected to 12C SCI. & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCIK connected to Camera reference clock inputs.  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_ENDECONDO CAMO_PWRHE (PRIOC CAMO_PWRHE connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to early connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  COdec(I2S)DMIC/DSPK  ISS3:0]_SCIK Connect to Lotk/Rpit Clock pin of audio device.  ISS3:0]_SC	DPx AUX CH+/- connected to Aux Lane of panel/connector (See Signal Terminations)	1
HDMI  DPx_TX[2:0]H/— connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPx_TX[2:0]H/— connected to D[0:2]+/-pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPx_HPD connected to HPD pin on HDMI Connector (See Signal Terminations)  HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.  DPx_AUX_CH+ connected to SCI. & DPx_AUX_CH+ to SDA on HDMI Connector (See Signal Terminations)  HDMI SV Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0]_CLK+/- connected to dock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_DL[0:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_DL[0:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  12C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAMI_PWRW (FOR)O_CAMO_PWRR connected to powerdown pins on camera(s).  GPIO1_CAMI_PWRW (FOR)O_CAMO_PWRR connected to powerdown pins on camera(s).  GPIO1_CAMI_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAMI_RSTR/GPIO2_CAMO_RSTR connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAMI_RSTR connected to AF_EN pin on camera module & GPIO2_CAMO_RSTR used as common reset line.  Audio  Codec/12S/DMIC/DSPK  12S3-03_LRCK Connect to LGK/Right Clock pin of audio device.  12S3-03_LRCK Connect to Clock pin of Audio Codec.	DPx HPD connected to HPD pin of panel/connector	
HDMI  DPx_TX[2:0]H/— connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPx_TX[2:0]H/— connected to D[0:2]+/-pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPx_HPD connected to HPD pin on HDMI Connector (See Signal Terminations)  HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.  DPx_AUX_CH+ connected to SCI. & DPx_AUX_CH+ to SDA on HDMI Connector (See Signal Terminations)  HDMI SV Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0]_CLK+/- connected to dock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_DL[0:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_DL[0:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  12C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAMI_PWRW (FOR)O_CAMO_PWRR connected to powerdown pins on camera(s).  GPIO1_CAMI_PWRW (FOR)O_CAMO_PWRR connected to powerdown pins on camera(s).  GPIO1_CAMI_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAMI_RSTR/GPIO2_CAMO_RSTR connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAMI_RSTR connected to AF_EN pin on camera module & GPIO2_CAMO_RSTR used as common reset line.  Audio  Codec/12S/DMIC/DSPK  12S3-03_LRCK Connect to LGK/Right Clock pin of audio device.  12S3-03_LRCK Connect to Clock pin of Audio Codec.	Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
DPx_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)  DPx_TX12-01+/- connected to Di0:21+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)  DPx_HPD connected to HPD pin on HDMI Connector. (See Signal Terminations)  HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.  DPx_AUX_CH+ connected to SCI. & DPx_AUX_CH+ to SDA on HDMI Connector. (See Signal Terminations)  HDMI_SV Supply connected to +SV on HDMI Connector.  See HDMI Section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[S:0]_CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[S:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[S:0]_D[1:0]+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  ANY EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to 12C SCI. & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO3_CAM1_RSTROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to camera strobe circuit unless strobe control comes from camera module.  CAM1_FLASH_EN connected to camera settine in any cameras with this function.  If Autof-cous Enable is required, GPIO3_CAM1_RST# connected to reset pin on any cameras with this function.  If Autof-cous Enable is required, GPIO3_CAM1_RST# connected to RF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/[2S/DMIC/DSPK]  I2SQ used for Pat If present in design  I2SQ used for Pat If pre		
DPX_TX[2:0]+/- connected to D[0:2]+/- pins (See DP/HDMI Pin Mapping table) (See SignalTerminations)  DPX_HPD connected to EVE On HDMI Connector (See Signal Terminations)  HDMI_CEC connected to CEC on HDMI Connector (See Signal Terminations)  DPX_AUX_CH+ connected to SCL & DPX_AUX_CH+ to SDA on HDMI Connector (See Signal Terminations)  HDMI_SV Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0]_CLK+/- connected to dock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  IZC_CAM_CK/DAT connected to IZC SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference dock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera for mark amounts and the support of the		
DPx_HDP connected to HPD pin on HDMI Connector (See Signal Terminations)  HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.  DPx_AUX_CH+ connected to SCL & DPx_AUX_CH+ to SDA on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[S:0] DICH*/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[S:0] DICH*/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  ISC_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM1_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM1_EASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S2 used for BT if present in design  12S2 used for BT if present in design  12S2 used for BT if present in design  12S3:03_SCAKC connect to 125/PCM CLK pin of audio device.  12S[3:03_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:03_SDATA_OUT Connect to Data Input pin of audio device.		-
HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.  DPX_AUX_CH+ connected to SCL& DPX_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)  HDMI SV Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CISI-SIO_CIK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[S:0]_CIK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[S:0]_DI1:01+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  12C_CAM_CK/DAT connected to 12C SCL & SDA pins of imager (See Signal Terminations).  CAMI_IO_MCLK connected to Camera reference clock inputs.  GPIO1_CAMI_PWRR / GPIO0_CAMID_PWRR / GPIO0_CAMID_PWRR connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO1 is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAMI_RST# / GPIO2_CAMID_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAMI1_RST# connected to AF_EN pin on camera module & GPIO2_CAMID_RST# used as common reset line.  Audio  Codec/12S/DMIC/DSPK  12SO used for Audio Codec if present in design  12S2 used for BT if present in design  12S3:0]_SCKC Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SLKC Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Output pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Output pin of audio device.		
DPX_AUX_CH+ connected to SCL & DPX_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)  HDMI SV Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0] CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0] DLN-/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0] D[1:0]-/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  ISC_CAM_CK/DAT connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  1252 used for Audio Codec if present in design  1252 used for BT if present in design  1252 used for BT if present in design  1253:0]_SCLK Connect to LEft/Right Clock pin of audio device.  1253:0]_SLCK Connect to Left/Right Clock pin of audio device.  1253:0]_SLCK Connect to Clock pin of Audio Codec.		
HDMI 5V Supply connected to +5V on HDMI Connector.  See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  CSI[5:0] CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0] D[1:0]+7- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0] D[1:0]+7- connected to data pins of camera. See CSI D-PHY Configurations table for details  AND EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to 12C SCI. & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAMI_PWR# / GPIO0_CAMO_PWR# connected to powerdown pins on camera(s).  GPIO1_CAMI_PWR# / GPIO0_CAMO_PWR# connected to powerdown pins on camera(s).  GPIO3_CAMI_PWR# / GPIO0_CAMO_PWR# connected to powerdown pins on camera module.  CAM_FLASH_EN connected to enable of flash circuit unless strobe control comes from camera module.  GAM_FLASH_EN connected to enable of flash circuit in less strobe control comes from camera module.  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12SQ used for Audio Codec if present in design  12SQ used for Audio Codec if present in design  12SQ used for Bi if present in design  12SQ used for Bi if present in design in of audio device.  12SQ3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12SQ3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12SQ3:0]_SDATA_OUT Connect to Data Input pin of audio device.		ļ
See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)  See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  Video Input  Camera (CSI)  SSI[5:0] CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0] D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  IZC_CAM_CK/DAT connected to IZC SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_STROBE connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  I2SQ used for Audio Codec if present in design  I2SQ used for SLK Connect to I2S/PCM CLK pin of audio device.  I2SQ3:0]_EAKC Connect to Left/Right Clock pin of audio device.  I2SQ3:0]_SDATA_UN Connect to Data Input pin of audio device.  I2SQ3:0]_SDATA_UN Connect to Data Input pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		ļ
Video Input  Camera (CSI)  CSI[5:0]_CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM1_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM1_CAM1_EN connected to enable of flash circuit  Inf a module GPIO is used for flash control, CAM1_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12SQ used for Audio Codec if present in design  12SQ used for BT if present in design  12SQ1_SOLK Connect to Left/Right Clock pin of audio device.  12SQ3:0]_SCLK Connect to Data Input pin of audio device.  12SQ3:0]_SDATA_IN Connect to Data Input pin of audio device.  12SQ3:0]_SDATA_IN Connect to Data Output pin of audio device.  12SQ3:0]_SDATA_IN Connect to Data Output pin of audio device.		
Video Input  Camera (CSI)  CSI[5:0]_CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  ANY EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM1_FROBE connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_ELASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/L2S/DMIC/DSPK  12S2 used for Audio Codec if present in design  12S2 used for BT if present in design  12S2 used for BT if present in design  12S3 used for BT if present in design  12S3 used for Audio Codec it person to audio device.  12S3:0]_SCIK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Unput pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
Camera (CSI)  CSI[5:0]_CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLSH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/12S/DMIC/DSPK  12SQ used for Audio Codec if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Lock pin of Audio Codec.	See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended	
Camera (CSI)  CSI[5:0]_CLK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details  CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details  Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO1_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLSH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/12S/DMIC/DSPK  12SQ used for Audio Codec if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Lock pin of Audio Codec.	Video Input	
CSI[5:0]_CIK+/- connected to clock pins of camera. See CSI D-PHY Configurations table for details CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Control  I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/12S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Lock pin of Audio Codec.		
CSI[5:0]_D[1:0]+/- connected to data pins of camera. See CSI D-PHY Configurations table for details Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Control  IZC_CAM_CK/DAT connected to IZC SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPI01_CAM1_PWR# / GPI00_CAM0_PWR# connected to powerdown pins on camera(s).  GPI04_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPI0 is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPI03_CAM1_RST# / GPI02_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPI03_CAM1_RST# connected to AF_EN pin on camera module & GPI02_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S1_3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.		
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  Control  I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  CAM[I:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S13:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Clock pin of Audio Codec.	· · ·	
Control  12C_CAM_CK/DAT connected to 12C SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  12S[3:0]_SDATA_IN Connect to Lock pin of Audio Codec.		
IZC_CAM_CK/DAT connected to IZC SCL & SDA pins of imager (See Signal Terminations).  CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  I2SO used for Aduio Codec if present in design  I2S2 used for BT if present in design  I2S2 used for BT if present in design  I2S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  I2S[3:0]_SCLK Connect to Left/Right Clock pin of audio device.  I2S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  I2S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
CAM[1:0]_MCLK connected to Camera reference clock inputs.  GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  I2S0 used for Audio Codec if present in design  I2S2 used for BT if present in design  I2S3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  I2S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  I2S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  I2S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to powerdown pins on camera(s).  GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST#/GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.	• •=	
CAM_FLASH_EN connected to enable of flash circuit  If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST#/GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		1
If a module GPIO is used for flash control, CAM_FLASH_EN and/or CAMR_STROBE pins are used  GPIO3_CAM1_RST#/GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		<b>_</b>
GPIO3_CAM1_RST# / GPIO2_CAM0_RST# connected to reset pin on any cameras with this function.  If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
If AutoFocus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as common reset line.  Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design 12S2 used for BT if present in design 12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device. 12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device. 12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device. 12S[3:0]_SDATA_IN Connect to Data Output pin of audio device. AUD_MCLK Connect to clock pin of Audio Codec.		
Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		<u> </u>
Audio  Codec/I2S/DMIC/DSPK  12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
Codec/I2S/DMIC/DSPK  I2SO used for Audio Codec if present in design  I2SO used for BT if present in design  I2SO used for BT if present in design  I2SO used for BT if present in design  I2SO USEC Connect to I2S/PCM CLK pin of audio device.  I2SO USEC Connect to Left/Right Clock pin of audio device.  I2SO SDATA_OUT Connect to Data Input pin of audio device.  I2SO SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.	common reset line.	
Codec/I2S/DMIC/DSPK  I2SO used for Audio Codec if present in design  I2SO used for BT if present in design  I2SO used for BT if present in design  I2SO used for BT if present in design  I2SO USEC Connect to I2S/PCM CLK pin of audio device.  I2SO USEC Connect to Left/Right Clock pin of audio device.  I2SO SDATA_OUT Connect to Data Input pin of audio device.  I2SO SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.	Audio	
12S0 used for Audio Codec if present in design  12S2 used for BT if present in design  12S[3:0]_SCLK Connect to 12S/PCM CLK pin of audio device.  12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
I2S2 used for BT if present in design  I2S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  I2S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  I2S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  I2S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		1
I2S[3:0]_SCLK Connect to I2S/PCM CLK pin of audio device.  I2S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  I2S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  I2S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		
12S[3:0]_LRCK Connect to Left/Right Clock pin of audio device.  12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.  12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		+
12S[3:0]_SDATA_OUT Connect to Data Input pin of audio device.         12S[3:0]_SDATA_IN Connect to Data Output pin of audio device.         AUD_MCLK Connect to clock pin of Audio Codec.		+
I2S[3:0]_SDATA_IN Connect to Data Output pin of audio device.  AUD_MCLK Connect to clock pin of Audio Codec.		+
AUD_MCLK Connect to clock pin of Audio Codec.		<del> </del>
		<b></b>
GPIU8_AUD_K5 I Connect to reset pin of Audio Codec.		<b>_</b>
	RAND ROLL Connect to reset bin of Audio Codec.	



### NVIDIA

NVIDIA.						
GPIO9_AUD_INT Connect to interrupt pin of Audio Codec.						
AO_DMIC_IN_CLK/DAT connect to CLK/DAT pins of digital mic						
DSPK_OUT_CLK/DAT connect to CLK/DAT pins	s of digital speaker driver					
I2C/SPI/UART						
I2C						
I2C devices on same I2C interface do not have	address conflicts (comparisons are done 7-bit to 7-bit format or 8-bit to 8-bit format)					
I2C_CAM, I2C_GP0, I2C_GP2, I2C_GP3 & I2C_	PM (See Signal Terminations). Additional external pull-ups are not added unless stronger					
pull-up than on module required. Devices on						
I2C_GP1 (See Signal Terminations). Additional	external pull-ups are not added unless stronger pull-up than on module required &					
devices on bus are 3.3V or level shifter is used						
Pull-up resistors are provided on the non-mod	•					
Pull-up resistor values based on frequency/loa	, , ,					
	C_PM_CK/DAT connect to SCL/SDA pins of devices					
SPI						
SPI[2:0]_CLK connected to Peripheral CLK pin						
SPI[2:0]_MOSI connected to Slave Peripheral						
SPI[2:0]_MISO connected to Slave Peripheral						
	CS# pin per SPI IF to each Slave Peripheral CS pin on the interface					
CAN	of money of a CAN do the					
CAN[1:0]_TX connected to input data (RX) pin	•					
CAN[1:0]_RX connected to output data (TX) p	·					
CANIA STBY connected to Standby pin of resp						
CAN [1:0]_ERR connected to Error pin of respectations of CAN wake connected to Wake pin of CAN de						
	evices					
UARTx_TX connects to Peripheral RX pin of de	nuico					
UARTX RX connects to Peripheral TX pin of de						
UARTx CTS# connects to Peripheral RTS# pin						
UARTx_RTS# connects to Peripheral CTS# pin						
	51 de 160					
Miscellaneous						
JTAG						
JTAG_TMS Connect to TMS pin of connector						
JTAG_TCK Connect to TCK pin of connector (S	ee Signal Terminations).					
JTAG_TDO Connect to TDO pin of connector						
JTAG_TDI Connect to TDI pin of connector	_					
JTAG_RTCLK Connect to RTCK pin of connecto JTAG GPO (JTAG TRST#): Connect to TRST pin						
`	test mode, NVJTAG_SEL is connected to VDD_1V8. (See Signal Terminations).					
	on, NVJTAG_SEL is pullled down. (See Signal Terminations).					
	n, none e_sea pamea acum (cee c.g.a. remmater.c).					
Strapping						
	ode, pin is connected to <b>GND</b> when system is powered on.					
	ing on Tegra X2: Ensure any devices connected to module pins associated with Tegra X2					
straps do not affect the level of the straps at p	power-on. Module pins affected are: SLEEP#, UART1_TX, UART0_RTS, RSVD-D8					
(UART7_TX)						
Pin Selection						
Pinmux completed including GPIO usage (dire	ction, initial state, Ext. PU/PD resistors, Deep Sleep state).					
SFIO usage matches reference platform where possible.						
Each SFIO function assigned to only one pin, even if function selected in Pinmux registers is not used or pin used as GPIO						
GPIO usage matches reference platform where possible.						
Unused SFIO (Special Function I/O) Interface Pins						
Ball Name	Termination					
USB 2.0						
USB[2:1]+/-	Leave NC any unused pins					
*USB 3.0 / PCIe						
PEX_[2:0]_TX+/-, USB_SS[1:0]_TX+/-,	Leave NC any unused TX lines					
PEX_RFU_TX+/-	, , , , , , , , , , , , , , , , , , ,					
PEX_[2:0]_RX+/-, USB_SS[1:0]_RX+/-,	Connect to <b>GND</b> any unused RX lines					
PEX_RFU_RX+/-						



PEX_[2:0]_REFCLK+/-	Leave NC if not used	
SATA		
SATA_TX+/-	Leave NC if not used.	
SATA_RX+/-	Connect to <b>GND</b> if SATA IF not used	
DSI		
DSI[3:0]_CK+/-	Leave NC any Clock lane not used.	
DSI[3:0]_D[1:0]+/-	Leave NC any unused DSI Data lanes	
CSI		
CSI[5:0]_CK+/-	Leave NC any unused CSI Clock lanes	
CSI[5:0]_D[1:0] +/-	Leave NC any unused CSI Data lanes	
eDP/DP		
DPx_TX[3:0] +/-	Leave NC any unused lanes	
DPx_AUX_CH+/-	Leave NC if not used	
DPx_HPD	Leave NC if not used	
HDMI		
DPx_TX[3:0] +/-	Leave NC if lanes not used for HDMI or DP	
DPx_AUX_CH+/-	Leave NC if not used	
DPx_HPD	Leave NC if not used	
HDMI_CEC	Leave NC if not used	



### 16.0 APPENDIX A: GENERAL LAYOUT GUIDELINES

### 16.1 Overview

Trace and via characteristics play an important role in signal integrity and power distribution on the module. Vias can have a strong impact on power distribution and signal noise, so careful planning must take place to ensure designs meet NVIDIA's via requirements. Trace length and impedance determine signal propagation time and reflections, both of which can greatly improve or reduce the performance of the module. Trace and via requirements for each signal type can be found in the corresponding chapter; this appendix provides general guidelines for via and trace placement.

### 16.2 Via Guidelines

The number of vias in the path of a given signal, power supply line, or ground line can greatly affect the performance of the trace. Via placement can make differences in current carrying capability, signal integrity (due to reflections and attenuation), and noise generation, all of which can impact the overall performance of the trace. The following guidelines provide basic advice for proper use of vias.

### 16.2.1 Via Count and Trace Width

As a general rule, each ampere of current requires at least two micro-vias.


### 16.2.2 Via Placement

If vias are not placed carefully, they can severely degrade the robustness of a board's power plane. In standard deigns that don't use blind or buried vias, construction of a via entails drilling a hole that cuts into the power and ground planes. Thus, incorrect via placement affects the amount of copper available to carry current to the power balls of the IC.

### 16.2.3 Via Placement and Power/Ground Corridors

Vias should be placed so that sufficiently wide power corridors are created for good power distribution, as show in Figure 47.

Figure 47. Via Placement for Good Power Distribution



Care should also be taken to avoid use of "thermal spokes" (also referred to as "thermal relief") on power and ground vias. Thermal spokes are not necessary for surface-mount components, and the narrow spoke widths contribute to increased inductance. The metal on the inner layers between vias may not be flooded with copper if sufficient spacing is not provided. The diminished spacing creates a blockage and forces the current to find another path due to lack of copper, as shown in Figure 48 and Figure 49. This leads to power delivery issues and impedance discontinuities when traces are routed over these plane voids.



Figure 48. Good Current Flow Resulting from Correct Via Placement





Figure 49. Poor Current Flow Resulting from Incorrect via Placement



In general, a dense via population should be avoided and good PCB design principles and analysis should be applied.

### 16.3 Connecting Vias

To be effective, vias must be connected properly to the signal and power planes. Poor via connections make the capacitor and power planes less effective, leading to increased cost due to the need for additional capacitors to achieve equivalent performance. This not only impacts the BOM (Bill of Material) cost of the design, but it can greatly impact quality and reliability of the design.

### 16.4 Trace Guidelines

Trace length and impedance play a critical role in signal integrity between the driver and the receiver on the module. Signal trace requirements are determined by the driver characteristics, source characteristics, and signal frequency of the propagating signal.

### 16.4.1 Layer Stack-Up

The number of layers required is determined by the number of memory signal layers needed to achieve the desired performance, and the number of power rails required to achieve the optimum power delivery/noise floor. For example, high-performance boards require four memory signal routing layers, with at least two GND planes for reference. This comes to six layers; add another two for power, which gives eight layers minimum. Reduction from eight to six layers starts the trade-off of cost versus performance.

Pow er and GND planes usually serve two purposes in PCB design: pow er distribution and providing a signal reference for high-speed signals.

Either the power or the ground planes can be used for high-speed signal reference; this is particularly common for low-cost designs with a low layer count. When both power and GND are used for signal reference, make sure you minimize the reference plane transition for all high-speed signals. Decoupling caps or transition vias should be added close to the reference plane transitions.



The maximum trace length for a given signal is determined by the maximum allowable propagation delay and impedance for the signal. Higher frequency signals must be treated as transmission lines (see "Appendix C – Transmission Line Primer") to determine proper trace characteristics for a signal.

All signals on the graphics card maintain different trace guidelines; please refer to the corresponding signal chapter in the Design Guide to determine the guidelines for the signal.



### 17.0 APPENDIX B: STACK-UPS

### 17.1 Reference Design Stack-Ups

### 17.1.1 Importance of Stack-Up Definition

Stack-ups define the number and order of Board layers. Stack-up definition is critical to the following design:

- Circuit routability
- Signal quality
- Cost

### 17.1.2 Impact of Stack-Up Definition on Design

### Stack-Up Impact on Circuit Routability

If there are insufficient layers to maintain proper signal spacing, prevent discontinuities in reference planes, obstruct flow of sufficient current, or avoid extra vias, circuit routing can become unnecessarily complex. Layer count must be minimally appropriate for the circuit.

### Stack-Up Impact on Signal Quality

Both layer count and layer order impact signal integrity. Proper inter-signal spacing must be achievable. Via count for critical signals must be minimized. Current commensurate with the performance of the board must be carried. Critical signals must be adjacent to major and minor reference planes, and adhere to proximity constraints with respect to those planes. The recommended NVIDIA stack-ups achieve these requirements for the signal speeds supported by the board.

### Stack-Up Impact on Cost

While defining extra layers can facilitate excellent signal integrity, current handling capability and routability, extra layers can impede the goal of hitting cost targets. The art of stack-up definition is achieving all technical and reliability circuit requirements in a cost efficient manner. The recommended NVIDIA stack-ups achieve these requirements with efficient use of board layers.



### 18.0 APPENDIX C: TRANSMISSION LINE PRIMER

### 18.1 Background

NVIDIA maintains strict guidelines for high-frequency PCB transmission lines to ensure optimal signal integrity for data transmission. This section provides a brief primer into basic board-level transmission line theory.

### Characteristics

The most important PCB transmission line characteristics are listed in the following bullets:

 Trace w idth/height, PCB height and dielectric constant, and layer stack-up affect the characteristic trace impedance of a transmission line.


$$\mathbf{Z}_0 \cong \left(\frac{\mathbf{L}}{\mathbf{C}}\right)^{1/2}$$

Signal rise time is proportional to the transmission line impedance and load capacitance.

RiseTime 
$$\cong \left(\frac{Z_0 * R_{Term}}{Z_0 + R_{Term}}\right) * C_{Load}$$

 Real transmission lines (Figure 50) have non-zero resistances that lead to attenuation and distortion, creating signal integrity issues.

Figure 50. Typical Transmission Line Circuit



Transmission lines are used to "transmit" the source signal to the load or destination with as little signal degradation or reflection as possible. For this reason it is important to design the high-speed signal transmission line to fall within characteristic guidelines based on the signal speed and type.

# 18.2 Physical Transmission Line Types

The two primary transmission line types often used for module board designs are:

- Microstrip transmission line (Figure 51)
- Stripline transmission line (Figure 52)

The following sections describe each type of transmission.

### Microstrip Transmission Line

Figure 51. Microstrip Transmission Line

$$\begin{array}{c|c} & & & \downarrow \\ \hline \uparrow \\ \hline H & Dielectric \\ \hline \downarrow \\ \end{array} \begin{array}{c} \hline \uparrow \\ \hline T \end{array} \qquad Z_0 = \left( \begin{array}{c} 87 \\ \hline \sqrt{Er+1.414} \end{array} \right) ln \left( \begin{array}{c} 5.98H \\ \hline 0.8W+T \end{array} \right)$$

- Z<sub>0</sub>: Impedance
- W: Trace w idth (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

### Stripline Transmission Line



### Figure 52. Stripline Transmission Line

$$\begin{array}{c|c} & & & & \\ \hline \uparrow & & & \\ B & & & \\ \hline \bot & & & \\ \hline \end{array} \begin{array}{c|c} \hline \uparrow & & \\ \hline \uparrow & \\ \hline \uparrow & \\ \hline \end{array} \begin{array}{c|c} \hline \downarrow & \\ \hline \uparrow & \\ \hline \hline \end{array} \begin{array}{c|c} \hline Z_0 = \left( \frac{60}{\sqrt{Br}} \right) ln \left( \frac{4H}{0.67\pi W \left( 0.8 + \frac{T}{W} \right)} \right) \end{array}$$

- Z<sub>0</sub>: Impedance
- W: Trace w idth (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

### 18.3 Driver Characteristics

Driver characteristics are important to the integrity and maximum speed of the signal. The following points identify key driver equations and concepts used to improve signal integrity and transmission speed.

- The driver (source) has resistive output impedance Z<sub>S</sub>, which causes only a fraction of the signal voltage to propagate down the transmission line to the receiver (load).
  - Transfer function at source:

$$T1 = \frac{Z_0}{Z_S + Z_0}$$

- Driver strength is inversely proportional to the source impedance, Zs.
- Z<sub>S</sub> also acts as the source termination, which helps dampen reflection.
  - Source reflection coefficient:

R1 = 
$$\frac{(Z_S - Z_0)}{(Z_S + Z_0)}$$

### 18.4 Receiver Characteristics

Receiver characteristics are important to the integrity and detectability of the signal. The following points identify key receiver concepts and equations for optimum signal integrity at the final destination.

- The receiver acts as a capacitive load and often has a high load impedance, Z<sub>L</sub>.
- Unterminated transmission lines cause overshoot and reflection at the receiver, which can cause data corruption.
  - Output transfer function at load:

$$T2 = \frac{2 * Z_L}{Z_{L+} Z_0}$$

- Load reflection coefficient:

$$R2 = \frac{(Z_L - Z_0)}{(Z_L + Z_0)}$$

- Load impedance can be low ered with a termination resistor (R<sub>Term</sub>) placed at the end of the transmission line.
  - Reflection is minimized when Z<sub>L</sub> matches Z<sub>0</sub>


### 18.5 Transmission Lines & Reference Planes

Defining an appropriate reference plane is vital to transmission line performance due to crosstalk and EMI issues. The following points explore appropriate reference plane identification and characteristics for optimal signal integrity:

- Transmission line return current (Figure 53)
  - High-speed return current follows the path of least inductance.
  - The low est inductance path for a transmission line is right underneath the transmission line; i(D) is proportional to:



Figure 53. Transmission Line Height



- Transmission line return current:
  - High-speed return current follows the path of least inductance.
  - The low est inductance path for a transmission line is the portion of the line closest to the dielectric surface; i(D) is proportional to


$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$

- Crosstalk on solid reference plane (Figure 54):
  - Crosstalk is caused by the mutual inductance of two parallel traces.
  - Crosstalk at the second trace is proportional to

$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$


- The signals need to be properly spaced to minimize crosstalk.

Figure 54. Crosstalk on Reference Plane



- Reference plane selection
  - Solid ground is preferred as reference plane.
  - Solid power can be used as reference plane with decoupling capacitors near driver and receiver.
  - Reference plane cuts and layer changes need to be avoided.
- Pow er plane cut example (Figure 55)
  - Pow er plane cuts will cause EMI issues.
  - Pow er plane cuts also induce crosstalk to adjacent signals.

Figure 55. Example of Power Plane Cuts



- When cut is unavoidable:
  - Place decoupling capacitors near transition.
  - • Place transition near source or receiver when decoupling capacitors are abundant (Figure 56).




Figure 56. Another Example of Power Plane Cuts




- When signal changes plane:
  - Try not to change the reference plane, if possible.
  - When a reference plane switches to different power rail, a stitching capacitor is required (Figure 57).

Figure 57. Switching Reference Planes



When the same ground/power reference plane changes to a different layer, a stitching via is required (Figure 58).

Figure 58. Reference Plane Switch Using VIA





### 19.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY

The Design Guidelines include various terms. The descriptions in the table below are intended to show what these terms mean and how they should be applied to a design.

### Table 92 Layout Guideline Tutorial

### Trace Delays

#### Max Breakout Delay

- Routing on Component layer: Maximum Trace Delay from module connector pin to point beyond pin array where normal trace spacing/impedance can be met.

Routing passes to layer other than Component layer: Beyond this, normal trace spacing/impedance must be met.

#### Max Total Trace Delay

- Trace from module connector pin to Device pin. This must include routing on the main PCB & any other Flex or secondary PCB. Delay is from Module connector to the final connector/device.

#### Intra/Inter Pair Skews

#### Intra Pair Skew (within pair)

Difference in delay between two traces in differential pair: Shorter routes may require indirect path to equalize delays

#### Inter Pair Skew (pair to pair)

Difference between two (or possibly more) differential pairs

### Impedance/Spacing

#### Microstrip vs Stripline

- Microstrip: Traces next to single ref. plane. Stripline: Traces between two ref planes

#### Trace Impedance

- Impedance of trace determined by width & height of trace, distance from ref. plane & dielectric constant of PCB material. For differential traces, space between pair of traces is also a factor

#### Board trace spacing / Spacing to other nets

- Minimum distance between two traces. Usually specified in terms of dielectric height which is distance from trace to reference layers.

#### Pair to pair spacing

Spacing between differential traces

#### **Breakout spacing**

- Possible exception to board trace spacing where different spacing rules are allowed under module connector pin in order to escape from the pin array. Outside device boundary, normal spacing rules apply

#### Reference Return

### Ground Reference Return Via & Via proximity (signal to reference)

- Signals changing layers & reference GND planes need similar return current path
- Accomplished by adding via, tying both GND layers together

#### Via proximity (sig to ref) is distance between signal & reference return vias

- GND reference via for Differential Pair
- Where a differential pair changes GND reference layers, return via should be placed close to & between signal vias (example to right)

### Signal to return via ratio

- Number of Ground Return vias per Signal vias. For critical IFs, ratio is usually 1:1. For less critical IFs, several trace vias can share fewer return vias (i.e. 3:2 – 3 trace vias & 2 return vias).

### Slots in Ground Reference Layer

- When traces cross slots in adjacent power or ground plane
- Return current has longer path around slot
- Longer slots result in larger loop areas
- Avoid slots in GND planes or do not route across them

### **Routing over Split Power Layer Reference Layers**

- When traces cross different power areas on power plane
  - Return current must find longer path usually a distant bypass cap
  - If possible, route traces w/solid plane (GND or PWR) or keep routes across single area
- If traces must cross two or more power areas, use stitching capacitors
  - Placing one cap across two PWR areas near where traces cross area boundaries provides high-frequency path for return current
  - Cap value typically 0.1uF & should ideally be within 0.1" of crossing



# 20.0 APPENDIX E: JETSON TX2/TX2I PIN DESCRIPTIONS

Table 93. Jetson TX2/TX2i Connector (8x50) Pin Descriptions

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
A1 A2	VDD_IN VDD_IN	-	Main power – Supplies PMIC & external supplies	Main DC input	Input	5.5V-19.6V (TX2) 9.0V-19.0V (TX2i)
A3	GND	_	GND	GND	_	GND
A4	GND	_	GND	GND	_	GND
A5	RSVD	-	Not used	-	_	-
A6	I2C PM CLK	GEN8 I2C SCL	PM I2C Clock	I2C (General)	Bidir	Open Drain – 1.8V
A7	CHARGING#	(PMIC GPIO5)	Charger Interrupt	System	Input	CMOS – 1.8V
A8	GPIO14 AP WAKE MDM	UFSO RST	AP (Tegra) Wake Modem or GPIO	System	Output	CMOS - 1.8V
A9	GPIO15 AP2MDM READY	UFSO REF CLK	AP (Tegra) to Modem Ready or GPIO	M.2 Key E	Output	CMOS – 1.8V
A10	GPIO16 MDM WAKE AP	GPIO MDM2	Modem Wake AP (Tegra) or GPIO	1	Input	CMOS – 1.8V
A11	JTAG_GP1	NVJTAG_SEL	JTAG General Purpose 1. Pulled low on module for normal operation & pulled high by test device for Boundary Scan test mode.	JTAG	Input	CMOS-1.8V
A12	JTAG_TMS	JTAG_TMS	JTAG Test Mode Select		Input	CMOS – 1.8V
A13	JTAG_TDO	JTAG_TD0	JTAG Test Data Out	JTAG Header & Debug Connector	Output	CMOS – 1.8V
A14	JTAG_RTCK		JTAG Return Clock	Connector	Input	CMOS – 1.8V
A15	UART2_CTS#	UART2_CTS	UART 2 Clear to Send	M 2 Kov E	Input	CMOS – 1.8V
A16	UART2_RTS#	UART2_RTS	UART 2 Request to Send	M.2 Key E	Output	CMOS – 1.8V
A17	USB0_EN_OC#	USB_VBUS_EN0	USB VBUS Enable/Overcurrent 0	USB 2.0 Micro AB	Bidir	Open Drain – 3.3V
A18	USB1_EN_OC#	USB_VBUS_EN1	USB VBUS Enable/Overcurrent 1	USB 3.0 Type A	Bidir	Open Drain – 3.3V
A19	RSVD	-	Not used	-	-	-
A20	I2C_GP1_DAT	GEN1_I2C_SDA	General I2C 1 Data	12.6 (6 )	Bidir	Open Drain – 3.3V
A21	I2C_GP1_CLK	GEN1_I2C_SCL	General I2C 1 Clock	I2C (General)	Bidir	Open Drain – 3.3V
A22	GPIO_EXP1_INT	GPIO_MDM7	GPIO Expander 1 Interrupt or GPIO	GPIO Expander	Input	CMOS – 1.8V
A23	GPIO_EXPO_INT	GPIO_MDM1	GPIO expander 0 Interrupt or GPIO		Input	CMOS – 1.8V
A24	LCD1_BKLT_PWM	GPIO_DIS5	Display Backlight PWM 1		Output	CMOS – 1.8V
A25	LCD_TE	GPIO_DIS1	Display Tearing Effect	]	Input	CMOS – 1.8V
A26	GSYNC_HSYNC	GPIO_DIS4	GSYNC Horizontal Sync	Display Connector	Output	CMOS – 1.8V
A27	GSYNC VSYNC	GPIO DIS2	GSYNC Vertical Sync	1	Output	CMOS – 1.8V
A28	GND	-	GND	GND	_	GND
A29	SDIO_RST#	GPIO_WAN3	Secondary WLAN Enable	M.2 Key E	Output	CMOS – 1.8V
A30	SDIO D3	SDMMC3 DAT3	SDIO Data 3		Bidir	CMOS – 1.8V
A31	SDIO D2	SDMMC3 DAT2	SDIO Data 2	SDIO	Bidir	CMOS – 1.8V
A32	SDIO D1	SDMMC3 DAT1	SDIO Data 1		Bidir	CMOS – 1.8V
	<del>-</del>	_				
A33 A34	DP1_HPD DP1_AUX_CH-	DP_AUX_CH1_HPD DP_AUX_CH1_N	Display Port 1 Hot Plug Detect Display Port 1 Aux—or HDMI DDCSDA	ł	Input Bidir	CMOS – 1.8V AC-Coupled on Carrier
A35	DP1_AUX_CH+	DP_AUX_CH1_P	Display Port 1 Aux+ or HDMI DDC SCL	HDMI Type A Conn.	Bidir	Board (eDP/DP) or Open- Drain, 1.8V (3.3V tolerant - DDC/I2C)
A36	USB0_OTG_ID	(PMIC GPIO0)	USB 0 ID / VBUS EN	USB 2.0 Micro AB	Input	Analog
A37	GND	-	GND	GND	-	GND
A38	USB1_D+	USB1_DP	USB 2.0, Port 1 Data+	LICE 2 O Ture - A	Bidir	LICE DUV
A39	USB1_D-	USB1_DN	USB 2.0, Port 1 Data-	USB 3.0 Type A	Bidir	USB PHY
A40	GND	-	GND	GND	-	GND
A41	PEX2_REFCLK+	PEX_CLK2P	PCIe 2 Reference Clock+ (PCIe IF #1)	Hanning of	Output	DCI- DUV
A42	PEX2_REFCLK-	PEX_CLK2N	PCIe 2 Reference Clock-(PCIe IF #1)	Unassigned	Output	PCIe PHY
A43	GND	-	GND	GND	-	GND
A44	PEXO_REFCLK+	PEX_CLK1P	PCIe 0 Reference Clock+ (PCIe IF #0)	DClay4 Corrector	Output	DCI- DUV
A45	PEXO_REFCLK-	PEX_CLK1N	PCIe 0 Reference Clock – (PCIe IF #0)	PCle x4 Connector	Output	PCIe PHY
A46	RESET_OUT#	SYS_RESET_N	Reset Out. Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). An external $100 \mathrm{k}\Omega$ pull-up to $1.8 \mathrm{V}$ near Tegra (module pin side) & external $10 \mathrm{k}\Omega$ pull-up to $1.8 \mathrm{V}$ on the other side of a diode (PMIC side).	System	Bidir	CMOS-1.8V



Pin #   Module Pin Name   Tegra Signal   Usage/Description	iven sstem p is  the ssserts rrrier p to odule. odule ) ill-up S). auto- orm er ting	Bidir Output	Open Drain, 1.8V  Open-Collector – 3.3V  MBATT level – 5.0V (see note 3)
A47 RESET_IN#  (PMIC NRST_IO)  PMIC to carrier board for devices requiring full system reset. Also dri from carrier board to initiate full systems et (i.e. RESET button). A pull-up present on module.  Carrier Power On. Used as part of t power up sequence. The module as this signal when it is safe for the car board to power up. A 10kΩ pull-up VDD_3V3_SYS is present on the mo to PMIC ACOK through FET & 4.7kΩ resistor. PMIC ACOK has 100kΩ pull internally to MBATT (VDD_5V0_SVS Can optionally be used to support a power-on where the module platfor will power-on when the main power source is connected instead of waitifor a power button press.  Real-Time-Clock. Optionally used to provide back-up power for RTC. Connects to Lithium Cell or super	iven sstem p is  the ssserts rrrier p to odule. odule ) ill-up S). auto- orm er ting	Output	Open-Collector – 3.3V  MBATT level – 5.0V (see
A48 CARRIER_PWR_ON  - this signal when it is safe for the carboard to power up. A 10kΩ pull-up VDD_3V3_SYS is present on the mo Charger Present. Connected on mo to PMIC ACOK through FET & 4.7kΩ resistor. PMIC ACOK thas 100kΩ pul internally to MBATT (VDD_5V0_SYS Can optionally be used to support a power-on where the module platfor will power-on when the main power source is connected instead of waiting for a power button press.  Real-Time-Clock. Optionally used to provide back-up power for RTC. Connects to Lithium Cell or super	isserts irrier o to odule. odule 1 ill-up 5). auto- orm er ting		MBATT level – 5.0V (see
to PMIC ACOK through FET & 4.7kΩ resistor. PMIC ACOK has 100kΩ pul internally to MBATT (VDD_5V0_SYS Can optionally be used to support a power-on where the module platfor will power-on when the main power source is connected instead of waitifor a power button press.  Real-Time-Clock. Optionally used to provide back-up power for RTC. Connects to Lithium Cell or super	2 Ill-up S). auto- orm er ting	Input	· ·
Real-Time-Clock. Optionally used to provide back-up power for RTC. Connects to Lithium Cell or super	0		
supply when charging cap or coin ce Super cap or coin cell is source when system is disconnected from power.	ell.	Bidir	1.65V-5.5V
B1 VDD_IN Main power – Supplies PMIC & exte	ernal Main DC input	Input	5.5V-19.6V (TX2)
B2 VDD_IN supplies	·	_	9.0V-19.0V (TX2i)
B3 GND	GND		GND
	GND	-	GND
B5         RSVD         -         Not used           B6         I2C PM DAT         GEN8 I2C SDA         PM I2C Data	I2C (General)	Bidir	Open Drain – 1.8V
B7 CARRIER_STBY# SOC_PWR_REQ drives this signal low when it is in the standby power state.	e	Output	CMOS – 1.8V
VDD_IN Power Bad. Carrier board indication to the module that the VDD_IN power is not valid. Carrier be should de-assert this (drive high) on when VDD_IN has reached its requivoltage level and is stable. This prev Tegra from powering up until the VDD_IN power is stable.	nly ired	Input	CMOS – 5.0V
B9 GPIO17 MDM2AP READY GPIO PQ7 Modem to AP (Tegra) Ready or GPIO	0	Input	CMOS – 1.8V
B10 GPIO18 MDM COLDBOOT GPIO PQ6 Modem Coldboot or GPIO	M.2 Key E	Input	CMOS – 1.8V
DIV LUCIO INDIVI CULDDUDI LUCIU CUO LIVIDUEII CUIDDUDI OF GPIU			
B11 JTAG TCK JTAG TCK JTAG TCK JTAG Test Clock	1	Input	CMOS-1.8V
B11 JTAG_TCK JTAG_TCK JTAG Test Clock	JTAG Header & Debug		
	Connector	Input Input Input	CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG Test Clock           B12         JTAG_TDI         JTAG_TDI         JTAG Test Data In	Connector	Input	CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         GND	Connector  GND	Input Input	CMOS – 1.8V CMOS – 1.8V GND
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset	t) Connector	Input	CMOS – 1.8V CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG Test Clock           B12         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RC	Connector  GND	Input Input Input Input	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RX Clark           B16         UART2_TX         UART2_TX         UART2_Transmit	t) Connector  GND  M.2 Key E	Input Input Input Input Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RX Clark           B16         UART2_TX         UART2_TX         UART2_Transmit           B17         FAN_TACH         UARTS_TX         Fan Tachometer	Connector  GND  M.2 Key E  Fan  -	Input Input Input Input Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RX General Purpose 0 (Test Reset           B16         UART2_TX         UART2_TX         UART2_TR           B16         UART2_TX         UART2_TX         UART2_TR           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used	Connector  GND  M.2 Key E  Fan  -	Input Input Input Input Output Input Input	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG_GENERAL Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RCECEIVE           B16         UART2_TX         UART2_TX         UART2_TATA           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPIO11_AP_WAKE_BT         GPIO_PQ5         AP (Tegra) Wake Bluetooth or GPIO	Connector  GND  M.2 Key E  Fan  Display Connector	Input Input Input Output Input Output Output Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TCK         JTAG Test Clock           B12         JTAG_TDI         JTAG_TEST_DATA IN         JTAG_TEST_DATA IN           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2 Receive           B16         UART2_TX         UART2_TX         UART2_TX           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPIO11 AP_WAKE_BT         GPIO PQ5         AP (Tegra) Wake Bluetooth or GPIO           B20         GPIO10_WIFI_WAKE_AP         GPIO_WAN4         WLAN 2 Wake AP (Tegra) or GPIO	Connector  GND  M.2 Key E  Fan  Display Connector	Input Input Input Output Input Output Input Output Input Input	CMOS – 1.8V  CMOS – 1.8V  GND  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  -  CMOS – 1.8V  CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST_DATA IN           B13         JTAG_GPO         JTAG_TRST_N         JTAG_GENERAL Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RCECEIVE           B16         UART2_TX         UART2_TX         UART2_TRANTACH           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPIO11_AP_WAKE_BT         GPIO_PQ5         AP (Tegra) Wake Bluetooth or GPIO           B20         GPIO10_WIFI_WAKE_AP         GPIO_WAN4         WLAN 2 Wake AP (Tegra) or GPIO           B21         GPIO12_BT_EN         MCU_PWR_REQ         BT 2 Enable or GPIO	Connector  GND  M.2 Key E  Fan  Display Connector	Input Input Input Input Output Input Output Input Output Input Output Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST_DATA IN           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2_RCECEIVE           B16         UART2_TX         UART2_TX         UART2_TRANDIATE           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPIO11_AP_WAKE_BT         GPIO_PQ5         AP (Tegra) Wake Bluetooth or GPIO           B20         GPIO10_WIFI_WAKE_AP         GPIO_WAN4         WLAN 2_Wake AP (Tegra) or GPIO           B21         GPIO12_BT_EN         MCU_PWR_REQ         BT 2_Enable or GPIO           B22         GPIO13_BT_WAKE_AP         GPIO_WAN2         BT 2_Wake AP (Tegra) or GPIO	Connector  GND  M.2 Key E  Fan  Display Connector	Input Input Input Input Output Input Output Input Output Input Input Output Input	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST_DATA IN           B13         JTAG_GPO         JTAG_TRST_N         JTAG_GENERAL PURPOSE 0 (Test Reset	Connector  GND  M.2 Key E  Fan  Display Connector  M.2 Key E	Input Input Input Input Output Input Output Input Output Input Output Input Output Output Output	CMOS – 1.8V  CMOS – 1.8V  GND  CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEX         JTAG_TEX         JTAG_TEST_Clock           B12         JTAG_TDI         JTAG_TEST_DATA         JTAG_TEST_DATA         JTAG_TEST_DATA         JTAG_GENERAL PURPOSE 0 (TEST_RESET           B13         JTAG_GPO         JTAG_TRST_N         JTAG_GENERAL PURPOSE 0 (TEST_RESET         JTAG_GENERAL PURPOSE 0 (TEST_RESET           B14         GND         -         GND         GND         GND         UART2_RX         UART2_RECEIVE         UART2_RECEIVE         UART2_TEST_DATA	Connector  GND  M.2 Key E  Fan  Display Connector  M.2 Key E	Input Input Input Input Output Input Output Input Output Input Output Input Output Output Output Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEX Clock           B12         JTAG_TDI         JTAG_TEST_DATA IN           B13         JTAG_GPO         JTAG_TRST_N         JTAG_GENERAL PURPOSE 0 (Test Reset R	Connector  GND  M.2 Key E  Fan  Display Connector  M.2 Key E	Input Input Input Input Output Input	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG_TEST Clock           B12         JTAG_TDI         JTAG_TEST_DATA In           B13         JTAG_GPO         JTAG_TRST_N         JTAG_GENERAL PURPOSE 0 (Test Reset Reset Purpose 0)           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2 Receive           B16         UART2_TX         UART2_TX         UART2_TRANDIT           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPI011 AP_WAKE_BT         GPI0_PQS         AP (Tegra) Wake Bluetooth or GPIO           B20         GPI010_WIFI_WAKE_AP         GPI0_WAN4         WLAN 2 Wake AP (Tegra) or GPIO           B21         GPI012_BT_EN         MCU_PWR_REQ         BT 2 Enable or GPIO           B22         GPI03_BT_WAKE_AP         GPI0_WAN2         BT 2 Wake AP (Tegra) or GPIO           B23         GPI07_TOUCH_RST         SAFE_STATE         Touch Reset or GPIO           B24         TOUCH_CLK         TOUCH_CLK         Touch Clock           B25         GPI06_TOUCH_INT         CAN_GPI07         Touch Interrupt or GPIO           B26         LCD_VDD_EN         GPI0_EDPO	Connector  GND  M.2 Key E  Fan  Display Connector  M.2 Key E	Input Input Input Output Input Output Input Output Input Output Input Output Input Output Output Output Output Output Output Output Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG Test Clock           B12         JTAG_TDI         JTAG_TDI         JTAG Test Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2 Receive           B16         UART2_TX         UART2_TX         UART2_Transmit           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPIO11_AP_WAKE_BT         GPIO_PQ5         AP (Tegra) Wake Bluetooth or GPIO           B20         GPIO10_WIFI_WAKE_AP         GPIO_WAN4         WLAN 2 Wake AP (Tegra) or GPIO           B21         GPIO12_BT_EN         MCU_PWR_REQ         BT 2 Enable or GPIO           B22         GPIO13_BT_WAKE_AP         GPIO_WAN2         BT 2 Wake AP (Tegra) or GPIO           B23         GPIO_TOUCH_RST         SAFE_STATE         Touch Reset or GPIO           B24         TOUCH_CLK         TOUCH_CLK         Touch Clock           B25         GPIO6_TOUCH_INT         CAN_GPIO7         Touch Interrupt or GPIO           B26         LCD_VDD_EN         GPIO_ED	t) Connector  GND  M.2 Key E  Fan  Display Connector  M.2 Key E  Display Connector	Input Input Input Output Input Output Input Output Input Output Input Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V
B11         JTAG_TCK         JTAG_TCK         JTAG Test Clock           B12         JTAG_TDI         JTAG_TDI         JTAG Test Data In           B13         JTAG_GPO         JTAG_TRST_N         JTAG General Purpose 0 (Test Reset           B14         GND         -         GND           B15         UART2_RX         UART2_RX         UART2 Receive           B16         UART2_TX         UART2_TX         UART2_Transmit           B17         FAN_TACH         UART5_TX         Fan Tachometer           B18         RSVD         -         Not used           B19         GPI011_AP_WAKE_BT         GPI0_PQ5         AP (Tegra) Wake Bluetooth or GPI0           B20         GPI010_WIFI_WAKE_AP         GPI0_WAN4         WLAN 2 Wake AP (Tegra) or GPI0           B21         GPI012_BT_EN         MCU_PWR_REQ         BT 2 Enable or GPI0           B22         GPI013_BT_WAKE_AP         GPI0_WAN2         BT 2 Wake AP (Tegra) or GPI0           B23         GPI07_TOUCH_RST         SAFE_STATE         Touch Reset or GPI0           B24         TOUCH_CLK         TOUCH_CLK         Touch Clock           B25         GPI06_TOUCH_INT         CAN_GPI07         Touch Interrupt or GPI0           B26         LCD_VDD_EN         GPI0_E	Connector  GND  M.2 Key E  Fan  Display Connector  M.2 Key E	Input Input Input Output Input Output Input Output Input Output Input Output	CMOS – 1.8V CMOS – 1.8V GND CMOS – 1.8V



#### NVIDIA

		The state of the s				
Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
B32	SDIO DO	SDMMC3 DATO	SDIO Data 0	SDIO	Bidir	CMOS – 1.8V
B33	HDMI CEC	HDMI CEC	HDMI CEC	HDMI Type A Conn.	Bidir	Open Drain, 3.3V
B34	DPO AUX CH-	DP AUX CHO N	Display Port 0 Aux-or HDMI DDCSDA	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Bidir	AC-Coupled on Carrier
B35	DPO_AUX_CH+	DP_AUX_CH0_P	Display Port 0 Aux+ or HDMI DDC SCL	Display Connector	Bidir	Board (eDP/DP) or Open- Drain, 1.8V (3.3V tolerant - DDC/I2C)
B36	DP0_HPD	DP_AUX_CH0_HPD	Display Port 0 Hot Plug Detect		Input	CMOS – 1.8V
B37	USB0_VBUS_DET	UART5_CTS	USB 0 VBUS Detect	USB 2.0 Micro AB	Input	USB VBUS, 5V
B38	GND	-	GND	GND	-	GND
B39	USB0_D+	USB0_DP	USB 2.0 Port 0 Data+		Bidir	
B40	USBO D-	USBO DN	USB 2.0 Port 0 Data-	USB 2.0 Micro AB	Bidir	USB PHY
B41	GND	-	GND	GND	_	GND
B42	USB2 D+	USB2 DP	USB 2.0, Port 2 Data+		Bidir	
B43	USB2 D-	USB2 DN	USB 2.0, Port 2 Data-	M.2 Key E	Bidir	USB PHY
B44	GND		GND	GND	_	GND
B45		PEX CLK3P		GND	Output	GIVE
B45	PEX1_REFCLK+ PEX1_REFCLK-	_	PCIe 1 Reference Clock+ (PCIe IF #2) PCIe 1 Reference Clock– (PCIe IF #2)	M.2 Key E	Output	PCle PHY
		PEX_CLK3N		au a	Output	0115
B47	GND		GND	GND	-	GND
B48	SYS_WAKE#	POWER_ON	Power button & SC7 wake interrupt	Power/SC7 wake	Input	CMOS – 1.8V
B49	MOD_PWR_CFG_ID	-	Module power configuration identification. Tied to GND on Jetson TX2i. Floating on Jetson TX2. Determines the power-on mechanism used to support both Jetson TX2 & TX2i.	Module power configuration ID	Output	VDD_IN level
B50	POWER_BTN#	POWER_ON / (PMIC EN0)	Power Button. Used to initiate a system power-on. Connected to PMIC EN0 which has internal $10 \mathrm{K}\Omega$ Pull-up to VDD_5V0_SYS. Also connected to Tegra POWER_ON pin through Diode with $100 \mathrm{k}\Omega$ pull-up to VDD_1V8_AP near Tegra.	System	Input	CMOS – 5.0V (see note 3)
C1	VDD_IN		Main power – Supplies PMIC & external	Main DC input	Input	5.5V-19.6V (TX2)
C2	VDD_IN	-	supplies	-		9.0V-19.0V (TX2i)
C3	GND	-	GND	GND	-	GND
C4	GND	-	GND	GND	-	GND
C5	RSVD	-	Not used	-	-	-
C6	I2C_CAM_CLK	CAM_I2C_SCL	Camera I2C Clock	Camera Connector	Bidir	Open Drain – 1.8V
C7	BATLOW#	(PMIC_GPIO6)	Battery Low (PMIC GPIO)	System	Input	CMOS – 1.8V
C8	BATT_OC	BATT_OC	Battery Over-current (& Thermal) warning		Bidir	CMOS – 1.8V
С9	WDT_TIME_OUT#	GPIO_SEN7	Watchdog Timeout			CN40C 4 0V
C10	I2C_GP2_DAT				Input	CMOS – 1.8V
C11		GEN7_I2C_SDA	General I2C 2 Data		Bidir	Open Drain – 1.8V
	I2C GP2 CLK	GEN7_I2C_SDA GEN7_I2C_SCL	General I2C 2 Data General I2C 2 Clock	100/0		
C12	I2C_GP2_CLK I2C_GP3_CLK			I2C (General)	Bidir	Open Drain – 1.8V
C12	I2C_GP3_CLK	GEN7_I2C_SCL GEN9_I2C_SCL	General I2C 2 Clock General I2C 3 Clock	I2C (General)	Bidir Bidir Bidir	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V
	I2C_GP3_CLK I2C_GP3_DAT	GEN7 I2C SCL GEN9_I2C_SCL GEN9_I2C_SDA	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data	, ,	Bidir Bidir Bidir Bidir	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V
C12 C13 C14	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN	GEN7_I2C_SCL GEN9_I2C_SCL GEN9_I2C_SDA DAP2_DIN	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data I2S Audio Port 1 Data In	I2C (General)  GPIO Expansion Header	Bidir Bidir Bidir Bidir	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V CMOS – 1.8V
C12 C13 C14 C15	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data I2S Audio Port 1 Data In I2S Audio Port 1 Clock	GPIO Expansion Header	Bidir Bidir Bidir Bidir Input Bidir	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V
C12 C13 C14 C15 C16	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM	GPIO Expansion	Bidir Bidir Bidir Bidir Input Bidir Output	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
C12 C13 C14 C15 C16 C17	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM CAN 1 Standby	GPIO Expansion Header Fan	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output	Open Drain – 1.8V CMOS – 1.8V
C12 C13 C14 C15 C16 C17	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit	GPIO Expansion Header Fan GPIO Expansion	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Output	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V  CMOS – 3.3V  CMOS 3.3V
C12 C13 C14 C15 C16 C17 C18	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPIO SEN6 CAN GPIO6 CAN1 DOUT CAN GPIO3	General I2C 2 Clock General I2C 3 Clock General I2C 3 Data I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error	GPIO Expansion Header Fan	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Output Input	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V
C12 C13 C14 C15 C16 C17 C18 C19	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake	GPIO Expansion Header Fan GPIO Expansion Header	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Output Input Input	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS 3.3V CMOS 3.3V CMOS 3.3V CMOS 3.3V CMOS 3.3V
C12 C13 C14 C15 C16 C17 C18 C19 C20	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake	GPIO Expansion Header Fan GPIO Expansion	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Output Input Input Input	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSIS_DO-	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04 CSI F D0 N	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0—	GPIO Expansion Header Fan GPIO Expansion Header	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Output Input Input Input Input Input Input	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS 3.3V CMOS 3.3V CMOS 3.3V CMOS 3.3V CMOS 3.3V
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_DO- CSI5_DO+	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SCL DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0+	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input Input Input Input Input Input Input Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  MIPI D-PHY
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_DO- CSI5_DO+ GND	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0+ GND	GPIO Expansion Header Fan GPIO Expansion Header	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  GND
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0-	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN_GPI06 CAN1 DOUT CAN_GPI03 CAN_GPI04	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0+ GND Camera, CSI 3 Data 0-	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  MIPI D-PHY
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0- CSI3_D0+ CSI3_D0+	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0+ GND Camera, CSI 3 Data 0-	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  GND  MIPI D-PHY  GND  MIPI D-PHY
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0+ GND GND	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SDA DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04 CSI F DO N CSI F DO P CSI D DO N CSI D DO P	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0+ GND Camera, CSI 3 Data 0- Camera, CSI 3 Data 0- Camera, CSI 3 Data 0+ GND	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V  CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS 3.3V CMOS 3.3V CMOS 3.3V CMOS 3.3V GMOS MIPI D-PHY GND
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0+ GND CSI3_D0+ GND CSI1_D0-	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SCL DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04 CSI F DO N CSI F DO P CSI D DO N CSI D DO P CSI B DO N	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0+ GND Camera, CSI 3 Data 0- Camera, CSI 1 Data 0-	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  GND  MIPI D-PHY  GND  MIPI D-PHY
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0+ GND CSI3_D0+ GND CSI1_D0- CSI1_D0- CSI1_D0- CSI1_D0+	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SCL DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04 CSI F DO N CSI F DO P CSI D DO N CSI D DO P CSI B DO N CSI B DO P	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0- Camera, CSI 3 Data 0- Camera, CSI 1 Data 0-	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector  GND  Camera Connector  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  GND  MIPI D-PHY  GND  MIPI D-PHY  GND
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0+ GND CSI1_D0- CSI1_D0- CSI1_D0- CSI1_D0+ GND	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SCL DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04 CSI F DO N CSI F DO P CSI D DO N CSI D DO P CSI B DO N CSI B DO P CSI B DO P	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0- Camera, CSI 3 Data 0- Camera, CSI 1 Data 0-	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V Open Drain – 1.8V  CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS 3.3V CMOS 3.3V CMOS 3.3V CMOS 3.3V GND MIPI D-PHY GND MIPI D-PHY
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29	I2C_GP3_CLK I2C_GP3_DAT I2S1_SDIN I2S1_CLK FAN_PWM CAN1_STBY CAN1_TX CAN1_ERR CAN_WAKE GND CSI5_D0- CSI5_D0+ GND CSI3_D0+ GND CSI3_D0+ GND CSI1_D0- CSI1_D0- CSI1_D0- CSI1_D0+	GEN7 I2C SCL GEN9 I2C SCL GEN9 I2C SCL DAP2 DIN DAP2 SCLK GPI0 SEN6 CAN GPI06 CAN1 DOUT CAN GPI03 CAN GPI04 CSI F DO N CSI F DO P CSI D DO N CSI D DO P CSI B DO N CSI B DO P	General 12C 2 Clock General 12C 3 Clock General 12C 3 Data 12S Audio Port 1 Data In 12S Audio Port 1 Clock Fan PWM CAN 1 Standby CAN 1 Transmit CAN 1 Error CAN Wake GND Camera, CSI 5 Data 0- Camera, CSI 5 Data 0- Camera, CSI 3 Data 0- Camera, CSI 1 Data 0-	GPIO Expansion Header Fan  GPIO Expansion Header  GND  Camera Connector  GND  Camera Connector  GND  Camera Connector	Bidir Bidir Bidir Bidir Bidir Input Bidir Output Output Input	Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  CMOS 3.3V  GND  MIPI D-PHY  GND  MIPI D-PHY  GND



IIVI	DIA.					
Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
C33	GND	-	GND	GND	-	GND
C34	DSI1_D0+	DSI_B_D0_P	Display, DSI 1 Data 0+	B. I G .	Output	
C35	DSI1_D0-	DSI_B_D0_N	Display, DSI 1 Data 0-	Display Connector	Output	MIPI D-PHY
C36	GND	-	GND	GND	_	GND
C37	DP1 TX1-	HDMI DP1 TXDN1	DisplayPort 1 Lane 1- or HDMI Lane 1-		Output	AC-Coupled on carrier
C38	DP1 TX1+	HDMI DP1 TXDP1	DisplayPort 1 Lane 1+ or HDMI Lane 1+	HDMI Type A Conn.	Output	board
C39	GND	-	GND	GND	_	GND
C40	PEX2_TX+	PEX_TX3P	PCIe 2 Transmit+ (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)		Output	PCle PHY, AC-Coupled on
C41	PEX2_TX-	PEX_TX3N	PCIe 2 Transmit— (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)	PCIe x4 Connector	Output	carrier board
C42	GND	-	GND	GND	-	GND
C43	USB_SSO_TX+	PEX_TXOP	USB SS 0 Transmit+ (USB 3.0 Port #0 muxed w/PCIe #2 Lane 0)		Output	USB SS PHY, AC-Coupled on
C44	USB_SSO_TX-	PEX_TX0N	USB SS 0 Transmit— (USB 3.0 Port #0 muxed w/PCIe #2 Lane 0)	USB 3.0 Type A	Output	carrier board
C45	GND	-	GND	GND	_	GND
C46	PEX2_CLKREQ#	PEX_L1_CLKREQ_N	PCIE 2 Clock Request (PCIe IF #1)	Unassigned	Bidir	
C47	PEX1_CLKREQ#	PEX_L2_CLKREQ_N	PCIE 1 Clock Request (mux option - PCle IF #2)	M.2 Key E	Bidir	Open Drain 3.3V, Pull-up on
C48	PEXO CLKREQ#	PEX LO CLKREQ N	PCIE 0 Clock Request (PCIe IF #0)		Bidir	the module
C49	PEXO RST#	PEX LO RST N	PCIe 0 Reset (PCIe IF #0)	PCle x4 Connector	Output	1
C50	RSVD	-	Not used	-	_	-
D1	RSVD	-	Not used	-	-	-
D2	RSVD	-	Not used	_	_	-
D3	RSVD	-	Not used	-	-	-
D4	RSVD	-	Not used	_	_	_
D5	UART7 RX	UART7 RX	UART 7 Receive	Not Assigned	Input	CMOS – 1.8V
D6	I2C CAM DAT	CAM_I2C_SDA	Camera I2C Data	Camera Connector	Bidir	Open Drain – 1.8V
D7	GPIO5 CAM FLASH EN	UART5 RTS N	Camera Flash Enable or GPIO	Carrera Commedica	Output	CMOS – 1.8V
D8	UART7 TX	UART7 TX	UART 7 Transmit	Not Assigned	Output	CMOS - 1.8V
D9	UART1 TX	UART3 TX	UART 1 Transmit	TTO C 7 LOS INCLU	Output	CMOS -1.8V
D10	UART1 RX	UART3 RX	UART 1 Receive	Serial Port Header	Input	CMOS -1.8V
D11	RSVD	_	Not used	_	_	_
D12	RSVD	-	Not used	-	_	-
D13	I2S1 LRCLK	DAP2 FS	I2S Audio Port 1 Left/Right Clock	GPIO Expansion	Bidir	CMOS – 1.8V
D14	I2S1 SDOUT	DAP2 DOUT	I2S Audio Port 1 Data Out	Header	Bidir	CMOS – 1.8V
D15	I2C GPO DAT	GPIO SEN9	General I2C 0 Data	I2C (General)	Bidir	Open Drain –1.8V
D16	AO DMIC IN DAT	CAN GPIO0	Digital Mic Input Data	, , , , , , , , , , , , , , , , , , , ,	Input	CMOS – 1.8V
D17	CAN1 RX	CAN1_DIN	CAN 1 Receive	GPIO Expansion	Input	CMOS 3.3V
D18	CANO RX	CANO DIN	CAN 0 Receive	Header	Input	CMOS 3.3V
D19	CANO TX	CANO DOUT	CAN 0 Transmit		Output	CMOS 3.3V
D20	GND	-	GND	GND	_	GND
D21	CSI5_CLK-	CSI F CLK N	Camera, CSI 5 Clock-		Input	
D22	CSI5 CLK+	CSI F CLK P	Camera, CSI 5 Clock+	Camera Connector	Input	MIPI D-PHY
D23	GND	-	GND	GND	-	GND
D24	CSI3_CLK-	CSI_D_CLK_N	Camera, CSI 3 Clock-		Input	
D25	CSI3 CLK+	CSI D CLK P	Camera, CSI 3 Clock+	Camera Connector	Input	MIPI D-PHY
D26	GND	-	GND	GND	-	GND
D27	CSI1_CLK-	CSI B CLK N	Camera, CSI 1 Clock-		Input	
D28	CSI1_CLK+	CSI B CLK P	Camera, CSI 1 Clock+	Camera Connector	Input	MIPI D-PHY
D29	GND	-	GND	GND	_	GND
D30	DSI3_CLK+	DSI_D_CLK_P	Display DSI 3 Clock+		Output	
D31	DSI3 CLK-	DSI D CLK N	Display DSI 3 Clock-	Display Connector	Output	MIPI D-PHY
D32	GND	-	GND	GND	-	GND
D33	DSI1_CLK+	DSI B CLK P	Display DSI 1 Clock+		Output	
D34	DSI1 CLK-	DSI_B_CLK_N	Display DSI 1 Clock-	Display Connector	Output	MIPI D-PHY
D35	GND	-	GND	GND	-	GND
D36	DP1_TX2-	HDMI_DP1_TXDN0	DisplayPort 1 Lane 2– or HDMI Lane 0–		Output	AC-Coupled on carrier
D37	DP1_TX2+	HDMI DP1 TXDP0	DisplayPort 1 Lane 2+ or HDMI Lane 0+	HDMI Type A Conn.	Output	board
D38	GND	-	GND	GND	-	GND
D39	PEX_RFU_TX+	PEX_TX1P	PCIe RFU Transmit+ (PCIe IF #0 Lane 3 or USB 3.0 Port #1)	PCle x4 Connector	Output	PCle PHY, AC-Coupled on carrier board
	•	•	• '			



Pin #	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
D40	PEX_RFU_TX-	PEX_TX1N	PCIe RFU Transmit – (PCIe IF #0 Lane 3 or USB 3.0 Port #1)		Output	
D41	GND	_	GND	GND	_	GND
D42	USB_SS1_TX+	PEX_TX2P	USB SS 1 Transmit+ (USB 3.0 Port #2 or PCIe IF #0 Lane 1)		Output	USB SS PHY, AC-Coupled on
D43	USB_SS1_TX-	PEX_TX2N	USB SS 1 Transmit— (USB 3.0 Port #2 or PCIe #0 Lane 1)	PCle x4 Connector	Output	carrier board
D44	GND	-	GND	GND	-	GND
D45	SATA_TX+	PEX_TX5P	SATA Transmit+		Output	SATA PHY, AC-Coupled on
D46	SATA_TX-	PEX_TX5N	SATA Transmit-	SATA Connector	Output	carrier board
D47	SATA_DEV_SLP	PEX_L2_CLKREQ_N	SATA Device Sleep or PEX1_CLKREQ# (PCle IF #2) depending on Mux setting	SATA Connector	Input	Open Drain 3.3V, Pull-up on the module
D48	PEX_WAKE#	PEX_WAKE_N	PCIe Wake	PCle x4 conn & M.2	Input	Open Drain 3.3V, Pull-up on
D49	PEX2_RST#	PEX_L1_RST_N	PCIe 2 Reset (PCIe IF #1)	Unassigned	Output	the module
D50	RSVD	-	Not used	-	-	-
E1	FORCE_RECOV#	GPIO_SW1	Force Recovery strap pin	System	Input	CMOS – 1.8V
E2	SLEEP#	GPIO_SW2	Sleep Request to the module from the carrier board. An internal Tegra pull-up is present on the signal.	Sleep (VOL DOWN) button	Input	CMOS – 1.8V (see note 3)
E3	SPIO CLK	GPIO SEN1	SPI 0 Clock		Bidir	CMOS – 1.8V
E4	SPIO MISO	GPIO SEN2	SPI 0 Master In / Slave Out	Display Connector	Bidir	CMOS -1.8V
E5	I2S3 SDIN	DAP4 DIN	I2S Audio Port 3 Data In		Input	CMOS -1.8V
E6	I2S3 CLK	DAP4 SCLK	I2S Audio Port 3 Clock	Camera Connector	Bidir	CMOS – 1.8V
E7	CAM2 MCLK	GPIO CAM2	Camera 2 Master Clock		Output	CMOS - 1.8V
E8	CAM VSYNC	QSPI IO1	Camera Vertical Sync		Output	CMOS - 1.8V
E9	UART1 RTS#	UART3 RTS	UART 1 Request to Send		Output	CMOS - 1.8V
E10	UART1 CTS#	UART3_CTS	UART 1 Clear to Send	Serial Port Header	Input	CMOS - 1.8V
E11	RSVD	OARTS_CIS	Not used	_		CIVIO3 1.0V
E12	RSVD	_	Not used		_	_
E13		_				
E13	RSVD SPI1 CSO#	GPIO CAM7	Not used SPI 1 Chip Select 0	Expansion Header	Bidir	- CMOS – 1.8V
E15	12C GPO CLK	_			Bidir	
E16	AO DMIC IN CLK	GPIO_SEN8 CAN GPIO1	General I2C 0 Clock	I2C (General)		Open Drain – 1.8V CMOS – 1.8V
E17	RSVD	CAN_GPIO1	Digital Mic Input Clock  Not used	Expansion Header	Output	CIVIUS - 1.8 V
E18	CANO_ERR	CAN_GPIO5	CAN 0 Error	GPIO Expansion Header	Input	CMOS 3.3V
E19	GND	_	GND	GND	_	GND
E20	CSI5 D1-	CSI F D1 N	Camera, CSI 5 Data 1–	GND	Input	GND
E21	CSI5_D1+	CSI F D1 P	Camera, CSI 5 Data 1+	Camera Connector	Input	MIPI D-PHY
E22	GND	C3I_F_D1_F	GND	GND	- -	GND
E23	CSI3 D1-	CSI_D_D1_N	Camera, CSI 3 Data 1–	GIVD	Input	GIVD
E24	CSI3 D1+	CSI_D_D1_N CSI_D_D1_P	Camera, CSI 3 Data 1+	Camera Connector	Input	MIPI D-PHY
E25	GND	-	GND	GND	- -	GND
E26	CSI1_D1-	CSI_B_D1_N	Camera, CSI 1 Data 1–	GIVD	Input	GIVD
E27	CSI1_D1+	CSI B D1 P	Camera, CSI 1 Data 1+	Camera Connector	Input	MIPI D-PHY
E28	GND		GND	GND	-	GND
E29	DSI3_D1+	DSI D D1 P	Display, DSI 3 Data 1+	GND	Output	GND
E30	DSI3 D1-	DSI D D1 N	Display, DSI 3 Data 1-	Display Connector	Output	MIPI D-PHY
E31	GND	-	GND	GND	-	GND
E32	DSI1_D1+	DSI_B_D1_P	Display, DSI 1 Data 1+	GIVE	Output	GND
E33	DSI1 D1-	DSI B D1 N	Display, DSI 1 Data 1-	Display Connector	Output	MIPI D-PHY
200						
F3./I				GND		GND
E34	GND	-	GND	GND	-	GND
E35	GND DP1_TX3-	- HDMI_DP1_TXDN3	GND DisplayPort 1 Lane 3– or HDMI Clk Lane–	GND HDMI Type A Conn.	- Output	GND AC-Coupled on carrier board
E35 E36	GND DP1_TX3- DP1_TX3+	-	GND DisplayPort 1 Lane 3– or HDMI Clk Lane– DisplayPort 1 Lane 3+ or HDMI Clk Lane+	HDMI Type A Conn.	Output Output	AC-Coupled on carrier board
E35 E36 E37	GND DP1_TX3- DP1_TX3+ GND	HDMI_DP1_TXDN3 HDMI_DP1_TXDP3 -	GND DisplayPort 1 Lane 3- or HDMI Qk Lane- DisplayPort 1 Lane 3+ or HDMI Qk Lane+ GND	HDMI Type A Conn.	Output Output	AC-Coupled on carrier board GND
E35 E36 E37 E38	GND DP1_TX3- DP1_TX3+ GND DP1_TX0-	HDMI_DP1_TXDN3 HDMI_DP1_TXDP3 - HDMI_DP1_TXDN2	GND DisplayPort 1 Lane 3- or HDMI Qk Lane- DisplayPort 1 Lane 3+ or HDMI Qk Lane+ GND DisplayPort 1 Lane 0- or HDMI Lane 2-	HDMI Type A Conn.	Output Output Output Output	AC-Coupled on carrier board  GND  AC-Coupled on carrier
E35 E36 E37 E38 E39	GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+	HDMI_DP1_TXDN3 HDMI_DP1_TXDP3 -	GND DisplayPort 1 Lane 3- or HDMI Qk Lane- DisplayPort 1 Lane 3+ or HDMI Qk Lane+ GND DisplayPort 1 Lane 0- or HDMI Lane 2- DisplayPort 1 Lane 0+ or HDMI Lane 2+	HDMI Type A Conn. GND HDMI Type A Conn.	Output Output	AC-Coupled on carrier board GND AC-Coupled on carrier board
E35 E36 E37 E38	GND DP1_TX3- DP1_TX3+ GND DP1_TX0-	HDMI DP1 TXDN3 HDMI DP1 TXDP3 - HDMI DP1 TXDN2 HDMI DP1 TXDP2	GND DisplayPort 1 Lane 3- or HDMI Qk Lane- DisplayPort 1 Lane 3+ or HDMI Qk Lane+ GND DisplayPort 1 Lane 0- or HDMI Lane 2-	HDMI Type A Conn.	Output Output Output Output Output	AC-Coupled on carrier board  GND  AC-Coupled on carrier
E35 E36 E37 E38 E39 E40	GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND	HDMI DP1 TXDN3 HDMI DP1 TXDP3	GND DisplayPort 1 Lane 3- or HDMI Clk Lane- DisplayPort 1 Lane 3+ or HDMI Clk Lane+ GND DisplayPort 1 Lane 0- or HDMI Lane 2- DisplayPort 1 Lane 0+ or HDMI Lane 2+ GND PCIe 1 Transmit+ (PCIe #2 Lane 0 muxed	HDMI Type A Conn.  GND  HDMI Type A Conn.  GND	Output Output Output Output Output Output	AC-Coupled on carrier board GND AC-Coupled on carrier board GND



#### NVIDIA

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
E44	PEXO TX+	PEX TX4P	PCle 0 Transmit+ (PCle IF #0 Lane 0)		Output	PCIe PHY, AC-Coupled on
E45	PEX0 TX-	PEX TX4N	PCIe 0 Transmit- (PCIe IF #0 Lane 0)	PCle x4 Connector	Output	carrier board
E46	GND		GND	GND	_	GND
E47	GBE LINK ACT#	_	GbE RJ45 connector Link ACT (LED0)	0.112	Output	CMOS – 3.3V tolerant
E48	GBE MDI0+	_	GbE Transformer Data 0+	LAN	Bidir	Civios Sis V torcium
E49	GBE MDIO-	_	GbE Transformer Data 0–	LAN	Bidir	MDI
E50	PEX1_RST#	PEX_L2_RST_N	PCle 1 Reset (PCle IF #2)	M.2 Key E	Output	Open Drain 3.3V, Pull-up on
F1	AUDIO MCLK	AUD MCLK	Audio Codec Master Clock	Expansion Header	Output	the module CMOS – 1.8V
F2	GPIO19 AUD RST	GPIO AUD1	Audio Codec Reset or GPIO	Expansion reduct	Output	CMOS - 1.8V
F3	SPIO CSO#	GPIO_AOD1	SPI 0 Chip Select 0		Bidir	CMOS – 1.8V
F4	SPIO MOSI			Display Connector	Bidir	
	_	GPIO_SEN3	SPI 0 Master Out / Slave In			CMOS - 1.8V
F5	I2S3_LRCLK	DAP4_FS	I2S Audio Port 3 Left/Right Clock		Bidir	CMOS – 1.8V
F6	I2S3_SDOUT	DAP4_DOUT	I2S Audio Port 3 Data Out		Bidir	CMOS – 1.8V
F7	GPIO1_CAM1_PWR#	GPIO_CAM3	Camera 1 Powerdown or GPIO	Camera Connector	Output	CMOS – 1.8V
F8	CAM1_MCLK	EXTPERIPH2_CLK	Camera 1 Reference Clock		Output	CMOS – 1.8V
F9	CAM0_MCLK	EXTPERIPH1_CLK	Camera O Reference Clock		Output	CMOS – 1.8V
F10	GND	-	GND	GND	-	GND
F11	RSVD	-	Not used	_	_	_
F12	RSVD	_	Not used	_	_	_
F13	SPI1 MOSI	GPIO CAM6	SPI 1 Master Out / Slave In		Bidir	CMOS – 1.8V
			· · · · · · · · · · · · · · · · · · ·	Expansion Header		
F14	SPI1_MISO	GPIO_CAM5	SPI 1 Master In / Slave Out		Bidir	CMOS – 1.8V
F15	GND	-	GND	GND	-	GND
F16	SPI2_CS1#	GPIO_MDM4	SPI 2 Chip Select 1	Display/Camera Conns.	Bidir	CMOS – 1.8V
F17	SDCARD_CD#	GPIO_EDP2	SD Card Card Detect		Input	CMOS – 1.8V
F18	SDCARD_D3	SDMMC1_DAT3	SD Card (or SDIO) Data 3	CD Cord	Bidir	CMOS – 3.3/1.8V
F19	SDCARD D2	SDMMC1 DAT2	SD Card (or SDIO) Data 2	SD Card	Bidir	CMOS - 3.3/1.8V
F20	SDCARD WP	GPIO EDP1	SD Card Write Protect		Input	CMOS – 1.8V
F21	GND	_	GND	GND	-	GND
F22	CSI4 D0-	CSI E DO N	Camera, CSI 4 Data 0–	0.115	Input	5.15
	_			Camera Connector		MIPI D-PHY
F23	CSI4_D0+	CSI_E_DO_P	Camera, CSI 4 Data 0+	CND	Input	CNID
F24	GND	<del>-</del>	GND	GND	-	GND
F25	CSI2_D0-	CSI_C_D0_N	Camera, CSI 2 Data 0-	Camera Connector	Input	MIPI D-PHY
F26	CSI2_D0+	CSI_C_D0_P	Camera, CSI 2 Data 0+		Input	
F27	GND	-	GND	GND	-	GND
F28	CSIO_DO-	CSI_A_D0_N	Camera, CSI 0 Data 0-	Camera Connector	Input	MIPI D-PHY
F29	CSIO_DO+	CSI_A_D0_P	Camera, CSI 0 Data 0+	Camera Connector	Input	WIFI D-PHY
F30	GND	-	GND	GND	-	GND
F31	DSI2 D0+	DSI C DO P	Display, DSI 2 Data 0+		Output	
F32	DSI2 D0-	DSI C DO N	Display, DSI 2 Data 0-	Display Connector	Output	MIPI D-PHY
F33	GND	-	GND	GND	-	GND
F34	DSIO DO+	DSI A DO P	Display, DSI 0 Data 0+	CND	Output	GIVE
F35	DSIO_DO+	DSI_A_D0_F	Display, DSI 0 Data 0-	Display Connector	Output	MIPI D-PHY
	_	D3I_A_DU_N		CNID	Output	CNID
F36	GND		GND	GND	-	GND
F37	DPO_TX1-	HDMI_DP0_TXDN1	DisplayPort 0 Lane 1– or HDMI Lane 1–	Display Connector	Output	AC-Coupled on carrier
F38	DP0_TX1+	HDMI_DP0_TXDP1	DisplayPort 0 Lane 1+or HDMI Lane 1+		Output	board
F39	GND	-	GND	GND	-	GND
F40	PEX2_RX+	PEX_RX3P	PCIe 2 Receive+ (PCIe IF #0 Lane 2 or PCIe IF #1 Lane 0)		Input	PCle PHY, AC-Coupled on
F41	PEX2_RX-	PEX_RX3N	PCle 2 Receive—(PCle IF #0 Lane 2 or	PCle x4 Connector	Input	carrier board
	_		PCle IF #1 Lane 0)	CHE		OUD
F42	GND	-	GND	GND	_	GND
F43	USB_SSO_RX+	PEX_RXOP	USB SS 0 Receive+ (USB 3.0 Port #0 muxed w/PCle #2 Lane 0)	USB 3.0 Type A	Input	USB SS PHY, AC-Coupled
F44	USB_SSO_RX-	PEX_RXON	USB SS 0 Receive— (USB 3.0 Port #0 muxed w/PCle #2 Lane 0)	03b 3.0 Type A	Input	(off the module)
F45	GND	_	GND	GND	_	GND
F46	GBE LINK1000#	_	GbE RJ45 connector Link 1000 (LED2)		Output	CMOS – 3.3V Tolerant
		_	· · · · · ·	LAN		355 3.5 ¥ TOTCTUTE
F47	GBE_MDI1+	_	GbE Transformer Data 1+	LAN	Bidir	MDI
F48	GBE_MDI1-		GbE Transformer Data 1–	CHE	Bidir	0117
F49	GND	-	GND	GND	-	GND
	GBE_LINK100#	_	GbE RJ45 connector Link 100 (LED1)	LAN	Output	CMOS – 3.3V Tolerant
F50 G1	I2SO_SDIN	DAP1_DIN	I2S Audio Port 0 Data In	Expansion Header	Input	CMOS – 1.8V



#### NVIDIA

Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
G2	I2SO CLK	DAP1_SCLK	I2S Audio Port 0 Clock	Board	Bidir	CMOS – 1.8V
G3	GND	DAI 1_SCER	GND	GND	-	GND
G4	DSPK_OUT_CLK	GPIO_AUD3	Digital Speaker Output Clock	GPIO Expansion Header	Output	CMOS – 1.8V
G5	I2S2 CLK	DMIC2 DAT	I2S Audio Port 2 Clock		Bidir	CMOS – 1.8V
G6	I2S2 SDIN	DMIC1 DAT	I2S Audio Port 2 Data In	M.2 Key E	Input	CMOS – 1.8V
G7	GPIO4 CAM STROBE	GPIO SEN5	Camera Strobe or GPIO	Camera Connector	Output	CMOS – 1.8V
G8	GPIO0 CAM0 PWR#	QSPI SCK	Camera 0 Powerdown or GPIO		Output	CMOS – 1.8V
G9	UART3_CTS#	UART4_CTS_N (via mux)	UART 3 Clear to Send		Input	CMOS – 1.8V
G10	UART3_RTS#	UART4_RTS_N (via mux)	UART 3 Request to Send	Not assigned	Output	CMOS – 1.8V
G11	UARTO_RTS#	UART1_RTS	UART 0 Request to Send		Output	CMOS – 1.8V
G12	UARTO_RX	UART1_RX	UART 0 Receive	Debug Header	Input	CMOS – 1.8V
G13	SPI1_CLK	GPIO CAM4	SPI 1 Clock	Expansion Header	Bidir	CMOS – 1.8V
G14	GPIO9_MOTION_INT	CAN_GPIO2	Motion Interrupt or GPIO	Camera Conn & Exp. Hdr.	Input	CMOS – 1.8V
G15	SPI2_MOSI	GPIO WAN7	SPI 2 Master Out / Slave In		Bidir	CMOS – 1.8V
G16	SPI2 CSO#	GPIO WAN8	SPI 2 Chip Select 0	Display/Camera Conns.	Bidir	CMOS - 1.8V
G17	GND	_	GND	GND	-	GND
G18	SDCARD CLK	SDMMC1 CLK	SD Card (or SDIO) Clock		Output	CMOS – 3.3/1.8V
G19	SDCARD CMD	SDMMC1 CMD	SD Card (or SDIO) Command	SD Card	Bidir	CMOS – 3.3/1.8V
G20	GND	-	GND	GND	_	GND
G21	CSI4 CLK-	CSI E CLK N	Camera, CSI 4 Clock–		Input	
G22	CSI4 CLK+	CSI E CLK P	Camera CSI 4 Clock+	Camera Connector	Input	MIPI D-PHY
G23	GND	-	GND	GND	-	GND
G24	CSI2 CLK-	CSI C CLK N	Camera, CSI 2 Clock–	0.12	Input	0.112
G25	CSI2_CLK+	CSI C CLK P	Camera, CSI 2 Clock+	Camera Connector	Input	MIPI D-PHY
G26	GND	-	GND	GND	-	GND
G27	CSIO CLK-	CSI A CLK N	Camera, CSI 0 Clock-	0.12	Input	0.12
G28	CSIO CLK+	CSI A CLK P	Camera, CSI 0 Clock+	Camera Connector	Input	MIPI D-PHY
G29	GND	-	GND	GND	_	GND
G30	DSI2 CLK+	DSI C CLK P	Display DSI 2 Clock+		Output	
G31	DSI2_CLK-	DSI_C_CLK_N	Display DSI 2 Clock–	Display Connector	Output	MIPI D-PHY
G32	GND	-	GND	GND	-	GND
G33	DSIO CLK+	DSI A CLK P	Display, DSI 0 Clock+		Output	
G34	DSIO CLK-	DSI A CLK N	Display, DSI 0 Clock-	Display Connector	Output	MIPI D-PHY
G35	GND	_	GND	GND	-	GND
G36	DP0 TX2-	HDMI DP0 TXDN0	DisplayPort 0 Lane 2– or HDMI Lane 0–		Output	AC-Coupled on carrier
G37	DP0 TX2+	HDMI DP0 TXDP0	DisplayPort 0 Lane 2+ or HDMI Lane 0+	Display Connector	Output	board
G38	GND	_	GND	GND	-	GND
G39	PEX_RFU_RX+	PEX_RX1P	PCIe RFU Receive+ (PCIe IF #0 Lane 3 or USB 3.0 Port #1)		Input	PCle PHY, AC-Coupled on
G40	PEX_RFU_RX-	PEX_RX1N	PCIe RFU Receive— (PCIe IF #0 Lane 3 or USB 3.0 Port #1)	PCle x4 Connector	Input	carrier board
G41	GND	_	GND	GND	-	GND
		257 2702	USB SS 1 Receive+ (USB 3.0 Port #2 or			5.15
G42	USB_SS1_RX+	PEX_RX2P	PCle IF #0 Lane 1)	PCle x4 Connector	Input	USB SS PHY, AC-Coupled (off the module)
G43	USB_SS1_RX-	PEX_RX2N	USB SS 1 Receive— (USB 3.0 Port #2 or PCle #0 Lane 1)		Input	,
G44	GND	-	GND	GND	-	GND
G45	SATA_RX+	PEX_RX5P	SATA Receive+	SATA Connector	Input	SATA PHY, AC-Coupled on
G46	SATA_RX-	PEX_RX5N	SATA Receive—		Input	carrier board
G47	GND	-	GND	GND	-	GND
G48	GBE_MDI2+	-	GbE Transformer Data 2+	LAN	Bidir	MDI
G49	GBE_MDI2-	-	GbE Transformer Data 2–		Bidir	
G50	GND	-	GND	GND	-	GND
H1	I2SO_LRCLK	DAP1_FS	I2S Audio Port 0 Left/Right Clock		Bidir	CMOS – 1.8V
H2	I2SO_SDOUT	DAP1_DOUT	I2S Audio Port 0 Data Out	Expansion Header	Bidir	CMOS – 1.8V
Н3	GPIO20_AUD_INT	GPIO_AUD0	Audio Codec Interrupt or GPIO		Input	CMOS – 1.8V
H4	DSPK_OUT_DAT	GPIO_AUD2	Digital Speaker Output Data	GPIO Expansion Header	Output	CMOS – 1.8V
Н5	I2S2_LRCLK	DMIC1_CLK	I2S Audio Port 2 Left/Right Clock	M.2 Key E	Bidir	CMOS – 1.8V



Pin#	Module Pin Name	Tegra Signal	Usage/Description	Usage on the Carrier Board	Direction	Pin Type
Н6	I2S2 SDOUT	DMIC2 CLK	I2S Audio Port 2 Data Out	200.0	Bidir	CMOS – 1.8V
H7	GPIO3_CAM1_RST#	QSPI_IO0	Camera 1 Reset or GPIO		Output	CMOS – 1.8V
Н8	GPIO2_CAM0_RST#	QSPI_CS_N	Camera 0 Reset or GPIO	Camera Connector	Output	CMOS – 1.8V
Н9	UART3_RX	UART4_RX (via mux)	UART 3 Receive	Optional source of	Input	CMOS – 1.8V
H10	UART3_TX	UART4_TX (via mux)	UART 3 Transmit	UART on Exp. Header	Output	CMOS – 1.8V
H11	UARTO_CTS#	UART1_CTS	UART 0 Clear to Send	Bula a Handar	Input	CMOS – 1.8V
H12	UARTO_TX	UART1_TX	UART 0 Transmit	Debug Header	Output	CMOS – 1.8V
H13	GPIO8_ALS_PROX_INT	GPIO_PQ4	Proximity sensor Interrupt or GPIO	Sensor	Input	CMOS – 1.8V
H14	SPI2_CLK	GPIO_WAN5	SPI 2 Clock	District Commence	Bidir	CMOS – 1.8V
H15	SPI2_MISO	GPIO_WAN6	SPI 2 Master In / Slave Out	Display/Camera Conns.	Bidir	CMOS – 1.8V
H16	SDCARD_PWR_EN	GPIO_EDP3	SD Card power switch Enable		Output	CMOS – 1.8V
H17	SDCARD_D1	SDMMC1_DAT1	SD Card (or SDIO) Data 1	SD Card	Bidir	CMOS - 3.3V/1.8V
H18	SDCARD_D0	SDMMC1_DAT0	SD Card (or SDIO) Data 0		Bidir	CMOS - 3.3V/1.8V
H19	GND	-	GND	GND	-	GND
H20	CSI4 D1-	CSI E D1 N	Camera, CSI 4 Data 1-		Input	
H21	CSI4_D1+	CSI_E_D1_P	Camera, CSI 4 Data 1+	Camera Connector	Input	MIPI D-PHY
H22	GND	-	GND	GND	_	GND
H23	CSI2 D1-	CSI C D1 N	Camera, CSI 2 Data 1-		Input	
H24	CSI2 D1+	CSI C D1 P	Camera, CSI 2 Data 1+	Camera Connector	Input	MIPI D-PHY
H25	GND	-	GND	GND	-	GND
H26	CSIO D1-	CSI A D1 N	Camera, CSI 0 Data 1-		Input	
H27	CSIO_D1+	CSI A D1 P	Camera, CSI 0 Data 1+	Camera Connector	Input	MIPI D-PHY
H28	GND	-	GND	GND	_	GND
H29	DSI2 D1+	DSI C D1 P	Display, DSI 2 Data 1+		Output	
H30	DSI2 D1-	DSI C D1 N	Display, DSI 2 Data 1–	Display Connector	Output	MIPI D-PHY
H31	GND	-	GND	GND	_	GND
H32	DSIO D1+	DSI A D1 P	Display, DSI 0 Data 1+		Output	
H33	DSIO_D1-	DSI A D1 N	Display, DSI 0 Data 1-	Display Connector	Output	MIPI D-PHY
H34	GND	-	GND	GND	-	GND
H35	DPO TX3-	HDMI DP0 TXDN3	DisplayPort 0 Lane 3- or HDMI Clk Lane-		Output	AC-Coupled on carrier
H36	DPO TX3+	HDMI DP0 TXDP3	DisplayPort 0 Lane 3+ or HDMI Clk Lane+	Display Connector	Output	board
H37	GND	-	GND	GND	_	GND
H38	DPO TXO-	HDMI DP0 TXDN2	DisplayPort 0 Lane 0- or HDMI Lane 2-		Output	AC-Coupled on carrier
H39	DPO TX0+	HDMI DP0 TXDP2	DisplayPort 0 Lane 0+ or HDMI Lane 2+	Display Connector	Output	board
H40	GND		GND	GND	_	GND
H41	PEX1_RX+	PEX_RXOP	PCIe 1 Receive+ (PCIe #2 Lane 0 muxed w/USB 3.0 Port #0)	USB 3.0 Type A	Input	PCle PHY, AC-Coupled on
H42	PEX1_RX-	PEX_RXON	PCIe 1 Receive— (PCIe #2 Lane 0 muxed w/USB 3.0 Port #0)	(Default) or M.2 Key E	Input	carrier board
H43	GND	_	GND	GND	_	GND
H44	PEXO_RX+	PEX_RX4P	PCIe 0 Receive+ (PCIe IF #0 Lane 0)		Input	PCIe PHY, AC-Coupled on
H45	PEXO RX-	PEX RX4N	PCIe 0 Receive—(PCIe IF #0 Lane 0)	PCle x4 Connector	Input	carrier board
H46	GND	-	GND	GND	-	GND
H47	GBE MDI3+	-	GbE Transformer Data 3+		Bidir	
H48	GBE MDI3-	_	GbE Transformer Data 3-	LAN	Bidir	MDI
H49	GND	-	GND	GND	-	GND
H50	RSVD	_	Not used	_	_	-

Legend	Ground	Power	RSVD on Jetson TX2 (available on TX2i)	Reserved	Redefined for Jetson TX2i	1
--------	--------	-------	--	----------	---------------------------	---

Notes: 1.

- The Usage/Description column uses the module port/lane/interface references. In the Type/Dir column, Output is from the module. Input is to the module. Bidir is for Bidirectional signals. 2.
- These pins are handled as Open-Drain on the carrier board

### **Notice**

The information provided in this specification is believed to be accurate and reliable as of the date provided. However, NVIDIA Corporation ("NVIDIA") does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This publication supersedes and replaces all other specifications for the product that may have been previously supplied.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and other changes to this specification, at any time and/or to discontinue any product or service without notice. Customer should obtain the latest relevant specification before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgment, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer. NVIDIA hereby expressly objects to applying any customer general terms and conditions with regard to the purchase of the NVIDIA product referenced in this specification.

NVIDIA products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on these specifications will be suitable for any specified use without further testing or modification. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to ensure the product is suitable and fit for the application planned by customer and to do the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this specification. NVIDIA does not accept any liability related to any default, damage, costs or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this specification, or (ii) customer product designs. No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this specification. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. Reproduction of information in this specification is permissible only if reproduction is approved by NVIDIA in writing, is reproduced without alteration, and is accompanied by all associated conditions, limitations, and notices. ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANT ABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and

#### VESA DisplayPort

of sale for the product.

DisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables are trademarks owned by the Video Electronics Standards Association in the United States and other countries.

cumulative liability towards customer for the products described herein shall be limited in accordance with the NVIDIA terms and conditions

#### HDM

 $HDMI, the\ HDMI\ logo,\ and\ High-Definition\ Multimedia\ Interface\ are\ trademarks\ or\ registered\ trademarks\ of\ HDMI\ Licensing\ LLC.$ 

### Trademarks

NVIDIA, the NVIDIA logo, Tegra and Jetson are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

### Copyright

© 2014, 2015, 2016, 2017 NVIDIA Corporation. All rights reserved.

