

CSE 331/503
Computer Organization
Homework 3 – ALU with Multiplication
Design

1901042705
Zeynep Çiğdem Parlattan

=> alu32.v Module part

ALUop	Operation
000	ADD
001	XOR
010	SUB
011	MULT
100	SLT
101	NOR
110	AND
111	OR

-> I made a separate module for each operation.

✓ Operation of the 32-bit adder (module my_32bit_adder)

The screenshot displays a Verilog simulation environment with the following components:

- Design Hierarchy:** Shows a tree of modules including my_full_adder and my_half_adder.
- Objects:** Lists signals a, b, sum, and carry_out with their values and modes.
- Wave - Default:** Shows a timing diagram for the signals, with a cursor at 0.00 ns.
- Transcript:** Contains the simulation log, including the testbench setup and the results of the 32-bit adder tests.

The transcript shows the following test results:

```
VSIM 5> step -current
# Testing the 32-bit adder
# 32-bit adder: time = 0, a =20040001, b=30050000, carry_in=0, sum=50090001, carry_out=0
# Testing the 32-bit adder
# 32-bit adder: time = 5, a =45000110, b=ffffff, carry_in=0, sum=4500010f, carry_out=1
# Testing the 32-bit adder
# 32-bit adder: time = 10, a =ac000010, b=36441000, carry_in=0, sum=e2441010, carry_out=0
```

-> I used 32 full adders to create 32 bit adders

-> I have written the 32 bits as hexadecimal for easier understanding.

-> I calculated the accuracy of the results in the online hexadecimal calculator.

Test1:

Hexadecimal Calculation—Add, Subtract, Multiply, or Divide

Result

Hex value:

20040001 + 30050000 = **50090001**

Test2:

Hexadecimal Calculation—Add, Subtract, Multiply, or Divide

Result

Hex value:

45000110 + FFFFFFFF = **14500010F**

Test3:


Hexadecimal Calculation—Add, Subtract, Multiply, or Divide

Result

Hex value:

AC000010 + 36441000 = **E2441010**

✓ Operation of the 32-bit xor (module my_xor)



```
VSIIM 5> step -current
# Testing the 32-bit xor
# 32-bit xor: time = 0, first =a2341000, second=cab11318, xor=68850318
# Testing the 32-bit xor
# 32-bit xor: time = 5, first =bef44587, second=daaa2201, xor=645e6786
# Testing the 32-bit xor
# 32-bit xor: time = 10, first =fffffff, second=10000001, xor=effffffe
```

Test1:

A2341000
CAB11318

Size : 17 B, 17 Characters

☒ Auto **XOR Calculator** Detected : HexaDecimal

XOR Result:

68850318

Test2:

BEF44587
DAAA2201

Size : 17 B, 17 Characters

☒ Auto **XOR Calculator** Detected : HexaDecimal

XOR Result:

645e6786

Test3:

FFFFFFF
10000001

Size : 17 B, 17 Characters

☒ Auto **XOR Calculator** Detected : HexaDecimal

XOR Result:

effffffe

✓ Operation of the 32-bit subtractor (module my_subtractor)

The screenshot displays a simulation environment with three main windows: **Instance**, **Objects**, and **Wave - Default**.

- Instance Window:** Shows a hierarchy of modules including `my_xor` and `my_full_adder`.
- Objects Window:** Lists signals such as `a`, `b`, `carry_in`, `sum`, `carry_out`, and `temp_sum`.
- Wave - Default Window:** Displays a timing diagram for signals `/my_subtractor_testbench/a`, `/my_subtractor_testbench/b`, `/my_subtractor_testbench/c`, `/my_subtractor_testbench/d`, and `/my_subtractor_testbench/e`.
- Transcript Window:** Shows the simulation log, including a warning about port size mismatch and test results for the 32-bit subtractor.

Transcript Log:

```
# Region: /my_subtractor_testbench/try_sub/x31
# ** Warning: (vsim-3015) C:/altera/13.1/workspace/1901042705/my_subtractor.v(48): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'result'. The port definition is at: C:/altera/13.1/workspace/1901042705/my_xor.v(4).
#
# Region: /my_subtractor_testbench/try_sub/x31
add wave -position insertpoint \
sim:/my_subtractor_testbench/A \
sim:/my_subtractor_testbench/B \
sim:/my_subtractor_testbench/C0 \
sim:/my_subtractor_testbench/Res \
sim:/my_subtractor_testbench/C
VSIM 5> step -current
# Testing the 32-bit subtractor
# 32-bit subtractor: time = 0, a =3, b=1, sum=2
# Testing the 32-bit subtractor
# 32-bit subtractor: time = 5, a =8, b=18, sum=ffffff0
VSIM 6>
```

VSIM 5> step -current

Testing the 32-bit subtractor

32-bit subtractor: time = 0, a =3, b=1, sum=2

Testing the 32-bit subtractor

32-bit subtractor: time = 5, a =8, b=18, sum=ffffff0

VSIM 6>

-> It gives two's complement for negative results in subtraction. I tried, converting it gives the correct answer.

Test:

Hexadecimal Calculation—Add, Subtract, Multiply, or Divide

Result

Hex value:


00000008 – 00000018 = **-10**

Decimal value:

8 – 24 = **-16**


✓ Operation of the sett less than (module my_setlessthan)

-> I used the subtraction module while doing the Settlessthan operation. I subtracted the second number from the first number. Then I looked at the most significant bit. If the most significant bit is one, the result is negative. I adjusted the Setlessthan operation accordingly.



```
VSIM 5> step -current
# Testing the setlessthan
# setlessthan: time = 0, a =0001, b=0000, set=0
# Testing the setlessthan
# setlessthan: time = 5, a =0006, b=0008, set=1
```


✓ Operation of the 32-bit nor (module my_nor)



```
VSIM 5> step -current
# Testing the 32-bit nor
# 32-bit nor: time = 0, first =f114002a, second=all6021c, nor=ee9fdc1
# Testing the 32-bit nor
# 32-bit nor: time = 5, first =baaacc00, second=dbb44050, nor=44133af
```

Test1:

F114002A
A116021C

Size : 17 B, 17 Characters

☒ Auto

NOR Calculator

Auto Detect ▼

 Detected : HexaDecimal

NOR Result:

ee9fdc1

Test2:

BAAACC00
DBB44050

Size : 17 B, 17 Characters

☒ Auto

NOR Calculator


Auto Detect ▼

 Detected : HexaDecimal

NOR Result:

44133af

✓ Operation of the 32-bit and (module my_and)



```
VSIM 5> step -current
# Testing the 32-bit and
# 32-bit and: time = 0, first =f114002a, second=a116021c, and=a1140008
# Testing the 32-bit and
# 32-bit and: time = 5, first =baaacc00, second=dbb44050, and=9aa04000
```

Test1:

F114002A
A116021C

Size : 17 B, 17 Characters

☒ Auto **AND Calculator** Auto Detect ▼ Detected : HexaDecimal

AND Result:

a1140008

Test2:

BAAACC00
DBB44050


Size : 17 B, 17 Characters

☒ Auto **AND Calculator** Auto Detect ▼ Detected : HexaDecimal

AND Result:

9aa04000

✓ Operation of the 32-bit or (module my_or)



```
VSIM 5> step -current
# Testing the 32-bit or
# 32-bit or: time = 0, first =f114002a, second=all16021c, or=f116023e
# Testing the 32-bit or
# 32-bit or: time = 5, first =baaacc00, second=dbb44050, or=fbbecc50
```

Test1:

F114002A
A116021C

Size : 17 B, 17 Characters

☒ Auto

OR Calculator

Auto Detect ▼

Detected : HexaDecimal

OR Result:

f116023e

Test2:

BAAACC00
DBB44050

Size : 17 B, 17 Characters

☒ Auto

OR Calculator

Auto Detect ▼

Detected : HexaDecimal

OR Result:

fbbecc50

✓ 32-bit alu (module my_alu)

The screenshot displays a digital logic simulator interface. The Design unit tree on the left shows a testbench for a 32-bit ALU module. The Objects table in the center lists various signals and components. The Waveform viewer on the right shows the timing of these signals. The Transcript window at the bottom displays the simulation results.

Name	Value	Kind	Mode
I0	Sx	Net	In
I1	St1	Net	In
S0	St1	Net	In
D	St1	Net	Out
not1	St0	Net	Internal
and1	St0	Net	Internal
and2	St1	Net	Internal

Transcript:

```
sim:/my_alu_testbench/carro \  
sim:/my_alu_testbench/out  
VSIM 5> step -current  
# Testing the 32-bit alu  
# 32-bit alu: time = 0, i1 =10001001, i2=101000, select=000, out=10102001  
# Testing the 32-bit alu  
# 32-bit alu: time = 5, i1 =10001001, i2=101000, select=001, out=10100001  
# Testing the 32-bit alu  
# 32-bit alu: time = 10, i1 =10001001, i2=101000, select=010, out=ff00001  
# Testing the 32-bit alu  
# 32-bit alu: time = 15, i1 =10001001, i2=101000, select=100, out=0  
# Testing the 32-bit alu  
# 32-bit alu: time = 20, i1 =10001001, i2=101000, select=101, out=efefeffe  
# Testing the 32-bit alu  
# 32-bit alu: time = 25, i1 =10001001, i2=101000, select=110, out=1000  
# Testing the 32-bit alu  
# 32-bit alu: time = 30, i1 =10001001, i2=101000, select=111, out=10101041  
VSIM 6>
```

The Transcript window shows the simulation results for the 32-bit ALU testbench. The output is as follows:

```
sim:/my_alu_testbench/carro \  
sim:/my_alu_testbench/out  
VSIM 5> step -current  
# Testing the 32-bit alu  
# 32-bit alu: time = 0, i1 =10001001, i2=101000, select=000, out=10102001  
# Testing the 32-bit alu  
# 32-bit alu: time = 5, i1 =10001001, i2=101000, select=001, out=10100001  
# Testing the 32-bit alu  
# 32-bit alu: time = 10, i1 =10001001, i2=101000, select=010, out=ff00001  
# Testing the 32-bit alu  
# 32-bit alu: time = 15, i1 =10001001, i2=101000, select=100, out=0  
# Testing the 32-bit alu  
# 32-bit alu: time = 20, i1 =10001001, i2=101000, select=101, out=efefeffe  
# Testing the 32-bit alu  
# 32-bit alu: time = 25, i1 =10001001, i2=101000, select=110, out=1000  
# Testing the 32-bit alu  
# 32-bit alu: time = 30, i1 =10001001, i2=101000, select=111, out=10101041  
VSIM 6>
```

-> This is how I thought of the 8x1 mux.

