



ILI9163C

a-Si TFT LCD Single Chip Driver 132RGBx162 Resolution and 262K color

Specification

Version: V0.10

Document No.: ILI9163C_DS_V010.pdf

ILI TECHNOLOGY CORP.

8F, No.38, Taiyuan St., Jhubei City, Hsinchu County, Taiwan 302, R.O.C. Tel.886-3-5600099; Fax.886-3-5600585 http://www.ilitek.com



Table of Contents

1.	Introduction	. 4
2.	Features	. 4
3.	Block Diagram	. 4
4.	Pin Descriptions	. 4
5.	Pad Arrangement and Coordination	. 4
6.	Function Description	. 4
6.1	MCU Interface Type Selection	. 4
6.2	Serial Interface	. 4
	6.2.1 Command Write	. 4
	6.2.2 Read Function	. 4
6.3	8080-Series Parallel Interface (P68='0')	. 4
	6.3.1 Write Cycle/Sequence	. 4
	6.3.2 Read Cycle/Sequence	. 4
6.4	6800-Series Parallel Interface (P68='1')	. 4
	6.4.1 Write Cycle/Sequence	. 4
	6.4.2 Read Cycle/Sequence	. 4
6.5	Display Data Transfer Recovery	. 4
6.6	Display Data Transfer Pause	. 4
6.7	Display Data Transfer Mode	. 4
6.8	RGB Interface	. 4
	6.8.1 RGB Interface Selection	. 4
	6.8.2 RGB Interface Timing	. 4
	6.8.3 RGB Interface Mode Set	. 4
6.9	Display Data Color Coding	. 4
	6.9.1 Serial Interface	. 4
	6.9.2 8-bit Parallel Interface (IM2='1', IM[1:0] ="00")	. 4
	6.9.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01")	. 4
	6.9.4 9-bit Parallel Interface (IM2='2', IM1, IM0="10")	. 4
	6.9.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11")	. 4
7.	Display Data RAM	. 4
7.1	Configuration	. 4
7.2	Memory to Display Address Mapping	. 4
	7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0')	. 4
	7.2.2 130RGB x 130 resolution(GM[2:0] = "100", SMX=SMY=SRGB='0')	. 4
	7.2.3 128RGB x 160 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')	. 4
	7.2.4 120RGB x 160 resolution (GM[2:0] = "010", SMX=SMY=SRGB='0')	. 4
	7.2.5 128RGB x 128 resolution (GM[2:0] = "001", SMX=SMY=SRGB='0')	. 4
	7.2.6 132RGB x 162 resolution (GM[2:0] = "000", SMX=SMY=SRGB='0')	. 4
7.3	MCU to memory write/read direction (Address Counter)	. 4



8.	Tearing Effect Output Line	4
8.1	Tearing Effect Line Modes	4
8.2	Tearing Effect Line Timing	4
	8.2.1 Example 1 MCU Write is Faster than Panel Read	4
	8.2.2 Example 2 MCU Write is slower than Panel Read	4
9.	Power ON/OFF Sequence	4
9.1	Case 1 – RESX line is held high or Unstable by Host at Power –On	4
9.2	Case 2 – RESX line is held Low by Host at Power On	4
9.3	Uncontrolled Power Off	4
10.	Power Level Definition	4
10.1	Power Levels	4
10.2	Power Flow Chart	4
11.	Gamma Curves	4
11.1	Gamma curve according to the Gamma1.0/1.8/2.2/2.5	4
11.2	Gamma Structure	4
12.	Reset	4
12.1	Registers	4
12.2	Input/Output Pins	4
	12.2.1 Output Pins, I/O Pins	4
	12.2.2 Input Pins	4
12.3	Reset Timing	4
13.	SleepOut – Command and Self-Diagnostic Functions of Displap	4
13.1	Register loading Detection	4
13.2	Functionality Detection	4
14.	Command	4
14.1	Command List	4
14.2	Command Description	4
	14.2.1 NOP (00h)	4
	14.2.2 Software Reset (01h)	4
	14.2.3 Read Display Identification Information (04h)	
	14.2.4 Read Display Status (09h)	4
	14.2.5 Read Display Power Mode (0Ah)	4
	14.2.6 Read Display MADCTL (0Bh)	4
	14.2.7 Read Display Pixel Format (0Ch)	4
	14.2.8 Read Display Image Mode (0Dh)	4
	14.2.9 Read Display Signal Mode (0Eh)	4
	14.2.10 Read Display Signal Mode (0Fh)	
	14.2.11 Sleep In (10h)	4
	14.2.12 Sleep Out (11h)	
	14.2.13 Partial Mode On (12h)	4



. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4
. 4



	14.2.35 Read ID2 (DBh)	. 4
	14.2.36 Read ID3 (DCh)	4
	14.2.56 Positive Gamma Correction Setting (E0h)	. 4
	14.2.57 Negative Gamma Correction Setting (E1h)	. 4
	14.2.58 GAM_R_SEL (F2h)	. 4
15.	Example Connection with Panel direction and Different Resolution	. 4
15.1	Application of connect with panel direction (when GM='011')	. 4
15.2	Application of connection with Different resolution	. 4
16.	OTP Programming Flow	. 4
17.	Electrical Characteristics	. 4
17.1	Absolute Maximum Ratings	. 4
17.2	DC Characteristics	. 4
17.3	AC Characteristics	. 4
	17.3.1. Parallel CPU 18/16/9/8-bit Bus	. 4
	17.3.2. Display Serial Interface (SPI)	. 4
	17.3.2.1 3-pin Serial Interface	. 4
	17.3.2.2 4-pin Serial Interface	. 4
	17.3.3. Parallel RGB 18/16/6-bit Bus	. 4
18	Revision History	4





1. Introduction

ILI9163C is a 262,144-color one-chip SoC driver for a-TFT liquid crystal display with resolution of 132RGBx162 dots, comprising a 396-channel source driver, a 162-channel gate driver, 48,114bytes GRAM for graphic data of 132RGBx162 dots, and power supply circuit.

The ILI9163C supports 18-/16-/9-/8-bit data bus interface and serial peripheral interfaces (SPI). It also supplies 18-bit, 16-bit or 6-bit RGB interface for driving video signal directly from application controller. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area. ILI9163C can operate with 1.65V I/O interface voltage, and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. The ILI9163C also supports a function to display in 8 colors and a sleep mode, allowing for precise power control by software and these features make the ILI9163C an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [132xRGB](H) x 162(V)
- Output:
 - > 396 source outputs
 - > 162 gate outputs
 - Common electrode output
- AM-LCD driver with on-chip full display RAM: 48,114 bytes
- System Interfaces
 - > 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-series MCU
 - > 8-bits, 9-bits, 16-bits, 18-bits interface with 6800-series MCU
 - > 6-bits, 16-bits, 18-bits RGB interface
 - > 3-pin/4-pin serial interface
- Display mode:
 - > Full color mode (idle mode off): 262K-colors
 - > Reduced color mode (idle mode on): 8-colors (3-bits MSB bits mode)
- On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - > 4 preset gamma curve selectable
 - Line/frame inversion
 - > MTP to store initialization register setting
 - Factory default value(Contrast, Module ID, Module version, etc) are stored on the display module






- MTP:
 - > 8-bits for ID2
 - > 8-bits for ID3
 - > 7-bits for VCOM adjustment
- Low –power consumption architecture
 - Low operating power supplies:
 - VDDI = 1.65V ~ 3.3 V (interface I/O)
 - VCI = 2.5V ~ 4.0 V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - AVDD GND = 4.5V ~ 6.0V
 - VCL GND = -1.0V ~ -3.0V
 - $VCI1 VCL \le 6.0V$
 - > Gate driver output voltage
 - VGH GND = 10V ~ 16V
 - VGL GND = -6V ~ -12V
 - $VGH VGL \le 30V$
 - VCOM driver output voltage
 - VCOMH = 2.5V ~5V
 - VCOML = -2.5V ~ 0V
 - VCOMH-VCOML ≤ 6.0 V
- ◆ Operate temperature range: -40°C to 85°C





3. Block Diagram







4. Pin Descriptions

Pin Name	I/O	Descriptions										
P68	1	8080/6800 MCU Interface mode selection. P68='1': select 6800-MCU parallel interface										
		P68='0': select 8080-MCU parallel interface If not used, please fix this pin at GND level.										
		MCU Parallel interface bus and Serial interface select										
IM2	1	- IM2='1';Parallel Interface										
		- IM2='0';Serial Interface										
		MCU parallel interface type selection										
		IM1 IM0 Parallel interface										
IM1, IM0		0 0 MCU 8-bit Parallel										
,		0 1 MCU 16-bit Parallel										
		1 0 MCU 9-bit Parallel										
		1 1 MCU 18-bit Parallel										
		SPI interface selection pin										
CDIAW		SPI4W='0': 3-wire SPI. (default)										
SPI4W	'	SPI4W='1': 4-wire SPI.										
		This pin is internal pull low.										
		Chip reset pin ("Low Active").										
RESX	1	This signal low will reset the device and must be applied to properly initialize the										
		chip.										
CSX		Chip select input pin ("Low" enable).										
	'	This pin can be permanently fixed "Low" in MCU interface mode only.										
		Display data / Command selection pin in parallel and SCL in 3-pin SPI interface.										
D/CX	1	D/CX='1': Display data.										
(SCL)		D/CX='0': Command data.										
		If not used, please connect this pin to GND.										
		Read enable in 8080-parallel interface and Read/ Write operation enable pin in										
RDX		6800-parallel interface.										
(E)		In 8080-parallel interface, if not used, please connect this pin to VDDI.										
		In 6800-parallel interface, if not used, please connect this pin to VDDI or GND.										
		Write enable in parallel interface.										
		WRX: for 8080 MCU										
WRX (R/WX)(D/CX)	1	R/WX: for 6800 MCU										
(10,000)		D/CX: for 4-wire SPI										
		If not used, please connect this pin to VDDI or GND.										
		When RCM1='0' (MCU I/F), D[17:0] are used to MCU parallel interface data bus,										
		and D0 is also the serial input/ output signal in SPI interface mode. In serial										
D[17:1] D[0]/SDIO	I/O	interface, D[17:1] are not used and should be connected to ground.										
		When RCM1='1' (RGB I/F), D[17:0] are used to RGB interface data bus.										





Pin Name	I/O	Descriptions										
		Tearing effect output pin to synchronies MCU to frame writing, activated by S/W										
TE	0	command. When this pin is not activated, this pin is low.										
		If not used, please open this pin.										
		When RCM1,RCM0='1X'(RGB I/F), serial input/output signal in serial I/F mode.										
		The data is input on the rising edge of the SCL signal. The data is output on the										
		falling edge of the SCL signal.										
SDA	I/O	When RCM1,RCM0='0X'(MCU I/F), this pin is not used, and fix at VDDI or GND										
		level.										
		If not used, please fix this pin at VDDI or GND level.										
PCLK	1	Pixel clock signal in RGB I/F mode.										
. 0211	·	-If it's not used, please fix this pin at GND level.										
VS		Vertical sync. Signal in RGB I/F mode.										
v3 	'	-If it's not used, please fix this pin at GND level.										
110		Horizontal sync. Signal in RGB I/F mode.										
HS	l	-If it's not used, please fix this pin at GND level.										
		Data enable signal in RGB I/F mode.										
DE	I	-If it's not used, please fix this pin at GND level.										
osc	0	Oscillator output or test purpose.										
		To use extended command set, please connect this pin to VDDI. During normal										
		operation, please open this pin. (It has an internal pull low resistor.)										
EXTC	I	EXTC='1', all the command can be used.										
		EXTC='0', only Command (00h~3Ah, DAh~DCh) can be used										
		Normal mode and Idle mode control pin(Only for RGB interface(2))										
IDM		IDM Idle mode H/W controller										
		0 Normal display (can be changed to Idle mode by S/W) 1 Idle mode										
		Danal Decelution colection pine										
		Panel Resolution selection pins GM2 GM1 GM0 Resolution selection										
		0 0 132RGB x 162(S1~396 and G1~ G162 output)										
GM2,GM1,GM0		0 0 1 128RGB x 128(S7~390 and G2~ G129 output)										
aiviz,aivii,aivio	'	0 1 0 120RGB x 160(S7~366 and G2~ G161 output)										
		0 1 1 128RGB x 160(S7~390 and G2~ G161 output)										
		1 0 0 130RGB x 130(S7~396 and G2~ G131 output)										
		1 0 1 132RGB x 132(S1~396 and G2~ G133 output)										
		RGB and MCU interface mode selection pin										
		RCM1 RCM0 Resolution selection										
RCM[1:0]		0 X MCU interface mode										
[]		1 0 RGB interface(1)										
		1 1 RGB interface(2)										
		RGB direction select H/W pin for Color filter default setting.										
SRGB	1	SRGB Color mapping selection										
GIGD	'	0 S1, S2, S3 filter order = ' R ', ' G ', ' B '										
		1 S1, S2, S3 filter order = ' B ', ' G ', ' R '										





Pin Name	I/O	Descriptions
		If the register is not changed, this H/W pin is always valid. If the register be
		changed, should be following registers setting.
		When Power On or H/W reset, this function follow H/W pins setting first.
		Source output direction H/W select pin
SMX	1	
		If the register is not changed, this H/W pin is always valid. If the register be
		changed, should be following registers setting and H/W operation (XOR). When Power On or H/W reset, this function follow H/W pins setting first.
		Gate output direction H/W select pin
SMY	ı	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
		If the register is not changed, this H/W pin is always valid. If the register be changed, should be following registers setting and H/W operation(XOR). When Power On or H/W reset, this function follow H/W pins setting first.
SHUT	I	Display On/ Off H/W control pin In RGB I/F(Only for RGB interface(2)) SHUT Display On/Off in RGB interface 0 Display on 1 Display off Please refer RGB I/F for detail using.
REV	I	Source output data polarity select H/W pin. REV Source output data polarity
		Different Liquid Crystal type selection pins.
		There is a pull-low resistor only in LCM1 pin
LCM[1:0]	ı	LCM1 LCM0 LC Type Selection
		0 0 0 1 1 0 TM (Transmission) LC Type2
		Input pin to select the gamma curve order
GS	ı	Connect to VDDI for GC0(2,2), GC1(1.8), GC2(2.5), GC3(1.0)
		Connect to GND for GC0(1,0), GC1(2.5), GC2(2.2), GC3(1.8)





Pin Name	I/O	Descriptions													
		Default	is inte	ernal p	ull hig	h.									
		This pin is only for GM[2:0]='000' mode													
TESEL	ı	Connect to VDDI (Disable scroll function)													
		Connect to GND (Enable scroll function)													
		Source output direction H/W select pin in RGB interface(2)													
		When SMX=0													
		RL				Mod	ule soi	urce	output d	lirecti	ion				
		0	GM=	' 101 ' S396	GM=' S7 →		GM='0		GM='010 S7 → S3		M='001 7 → S39				
		1		→ S1	S396		S390 -		S366 → S		$390 \rightarrow 33$				
RL	I						I		1	I.		.			
		When S	When SMX=1												
		RL					odule sc	ource	output dire	ection					
		0	GM= 3		GM='-		GM='01 S390 →		GM='010' S366 → S		<u>M='001'</u> 390 → S	GM='000 7 S396 →			
		1	S1 →				S7 → S		S7 → S36		7 → S39				
		Catalai	ıtout c	lirootic		<i>l</i> oolo	ot nin a	n D	D interfe	200(2)	١				
		Gate output direction H/W select pin on RGB interface(2) When SMY=0													
		vvnen s	When SMY=0 Module gate output direction										1		
			ТВ	GM='101'		GM='100'				GM='001'		GM='000'	-		
							010		> 0.101	\	0.100	•			
			<u>0</u> 1	G2 → G133 G133 → G2		G2 → G131 G131 → G2		G2 → G161 G161 → G2				G1 → G162 G162 → G1			
ТВ	ı											_			
		When S	When SMY=1												
						Мс	odule g	output direction							
			ТВ	GM=	·'101'	GM:	='100'	GM= 010'	e'011',' (GM='00	01'	GM='000'			
			0		→ G2) → G 2		1 → G 2 (G129 -	→ G2	G162 → G1			
		_	1	G2 →	G133	G2 -	→ G131	G2 -	→ G161 (G2 → (G129	G1 → G162			
04 0000	_	0.5	4.2												
S1 ~ S396	0	Source		-	-										
G1 ~ G162	0	Gate dr													
VCI	Р	Powers			•										
								• •	'Cl=2.5~4						
VDDI	Р								65 ~ 3.3	V)					
VCC	Р	Powers	supply	for in	ternal	logic	regulat	tor.							
GND	Р	GND vo	oltage	outpu	t level	for co	ontrol p	ins.							
VDDIO	Р	VDDI v	oltage	outpu	ut leve	for c	ontrol p	oins ι	using.						
GNDO	Р	GND vo	oltage	outpu	t level	for co	ontrol p	ins u	ising.						
VCI1	Р	A refere	ence v	oltage	e in ste	p-up	circuit	1							
AVDD	Р	A powe	r outp	ut pin	for so	urce	driver b	lock	that is ge	enerat	ted fror	m power bl	ock.		





Pin Name	I/O	Descriptions							
		Output of booster 1 circuit (output of 2-times output of VCI)							
		Connect a capacitor for stabilization.							
VCL	Р	A power supply pin for generating VCOML							
GVDD	Р	A standard level for grayscale voltage generator.							
VGH	Р	Positive power supply for the gate driver.							
VGL	Р	Negative power supply for the gate driver.							
VGL	P	Connect a capacitor for stabilization							
		TFT display common electrode power supply. Alternates between voltage levels							
VCOM	0	between VCOMH-VCOML.							
		Registers set the alternating cycle for operating or halting VCOM.							
VCOMH	0	The high level of VCOM AC voltage.							
VCOML	0	The low level of VCOM AC voltage.							
TESTOSC		These test pins for Driver vender test used.							
TESTOSC	ļ	Please open these pins or fix to GND.							
TESTDA[5:0]	C	These test pins for Driver vendor test used.							
TEST_MODE[2:0]	U	Please open these pins.							
DUMMYR1-DUMMYR2		DUMMYR1 and DUMMYR2 are short-circuited within the chip for COG contact							
DOININ TO 1-DOININ TRZ	-	resistance measurement. Please leave them open when not used.							
DUMMY1-DUMMY18 DUMMY	-	Dummy pins. During normal operation, leave these pads open.							


Liquid crystal power supply specifications Table 1

No.	Item		Description							
1	TFT Source Driver		396 pins (132 x RGB)							
2	TFT Gate Driver		162 pins							
3	TFT Display's Capacitor Structu	re	Cst structure only (Common VCOM)							
		S1 ~ S396	V0 ~ V63 grayscales							
4	Liquid Crystal Drive Output	G1 ~ G162	VGH – VGL							
		VCOM	VCOMH – VCOML: Amplitude = electronic volumes							
5	Input Voltage	VDDI	1.65 ~ 3.30V							
5	input voitage	VCI	2.50 ~ 4.00V							
		AVDD	4.5V ~ 6.0V							
		VGH	10V ~ 16V							
6	Liquid Crystal Drive Voltages	VGL	-6V ~ -12V							
٥	Liquid Crystal Drive Voltages	VCL	-1.0V ~ -3.0V							
		VGH – VGL	Max. 30V							
		VCI – VCL	Max. 6.0V							
		AVDD	VCI x2							
	Internal Step-up Circuits	VGH	AVDD x2.5, x3							
	Internal Step-up Circuits	VGL	AVDD -x2.5, -x3							
		VCL	VCI1 x-1							






5. Pad Arrangement and Coordination









								<u>. </u>					T					T	T
No.	Name	X	Y	No.	Name	X	Υ	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y
1	Dummy1	-4750	-238.5	61	AGND	-1750	-238.5	121	AVDD	1550	-238.5	181	VCOML	4550	-238.5	241	G56	3892	
3	VDDIO EXTC	-4700 -4650	-238.5 -238.5	62 63	AGND RDX	-1700 -1630	-238.5 -238.5	122 123	AVDD AVDD	1600 1650	-238.5 -238.5	182 183	VCOM VCOM	4600 4650	-238.5 -238.5	242 243	G54 G52	3876 3860	
4	GNDO	-4600	-238.5	64	D/CX	-1570	-238.5	124	AVDD	1700	-238.5	184	VCOM	4700		244	G50	3844	+
5	IM0	-4550	-238.5	65		-1510	-238.5	125	GVDD	1750	-238.5	185		4750	-238.5	245	G48	3828	
6	VDDIO	-4500	-238.5	66		-1450	-238.5	126	GVDD	1800	-238.5	186	DUMMY3	4772	110	246	G46	3812	1 -
7	IM1	-4450		67	D17	-1390	-238.5	127	GVDD	1850	-238.5	187	DUMMY4	4756	227	247	G44	3796	+
8	GNDO	-4400		68	D16	-1330	-238.5		DUMMYR1	1900	-238.5	188	G162	4740	110	248	G42	3780	
9	P68	-4350		69	D15	-1270	-238.5	-	DUMMYR2		-238.5	189	G160	4724	227	249	G40	3764	+
10	VDDIO	-4300	-238.5	70		-1210	-238.5	130	Dummy	2000	-238.5	190	G158	4708	110	250	G38	3748	1
11	RCM0	-4250	-238.5	71	D13	-1150	-238.5	131	Dummy	2050	-238.5	191	G156	4692	227	251	G36	3732	
12	GNDO	-4200		72	D12	-1090	-238.5	132	Dummy	2100	-238.5	192	G154	4676	110	252	G34	3716	1
13	RCM1	-4150		73	D11	-1030	-238.5	133	Dummy	2150	-238.5	193	G152	4660	227	253	G32	3700	227
14	VDDIO	-4100	-238.5	74	D10	-970	-238.5	134	Dummy	2200	-238.5	194	G150	4644	110	254	G30	3684	110
15	SRGB	-4050	-238.5	75	D9	-910	-238.5	135	Dummy	2250	-238.5	195	G148	4628	227	255	G28	3668	227
16	GNDO	-4000	-238.5	76	D8	-850	-238.5	136	Dummy	2300	-238.5	196	G146	4612	110	256	G26	3652	110
17	SMX	-3950	-238.5	77	D1	-790	-238.5	137	Dummy	2350	-238.5	197	G144	4596	227	257	G24	3636	227
18	VDDIO	-3900	-238.5	78	D3	-730	-238.5	138	Dummy	2400	-238.5	198	G142	4580	110	258	G22	3620	110
19	SMY	-3850	-238.5	79	D5	-670	-238.5	139	Dummy	2450	-238.5	199	G140	4564	227	259	G20	3604	227
20	GNDO	-3800	-238.5	80	D7	-610	-238.5	140	Dummy	2500	-238.5	200	G138	4548	110	260	G18	3588	110
21	IDM	-3750	-238.5	81	TE	-550	-238.5	141	Dummy	2550	-238.5	201	G136	4532	227	261	G16	3572	227
22	VDDIO	-3700	-238.5	82	RESX	-490	-238.5	142	Dummy	2600	-238.5	202	G134	4516	110	262	G14	3556	110
23	REV	-3650	-238.5	83	CSX	-430	-238.5	143	Dummy	2650	-238.5	203	G132	4500	227	263	G12	3540	227
24	GNDO	-3600	-238.5	84	D6	-370	-238.5	144	Dummy	2700	-238.5	204	G130	4484	110	264	G10	3524	110
25	RL	-3550	-238.5	85	D4	-310	-238.5	145	Dummy	2750	-238.5	205	G128	4468	227	265	G8	3508	227
26	VDDIO	-3500	-238.5	86	D2	-250	-238.5	146	AGND	2800	-238.5	206	G126	4452	110	266	G6	3492	110
27	TB	-3450	-238.5	87	IM2	-190	-238.5	147	AGND	2850	-238.5	207	G124	4436	227	267	G4	3476	227
28	GNDO	-3400	-238.5	88	D0	-130	-238.5	148	AGND	2900	-238.5	208	G122	4420	110	268	G2	3460	110
29	SHUT	-3350	-238.5	89	WRX	-70	-238.5	149	VCL	2950	-238.5	209	G120	4404	227	269	DUMMY5	3444	227
30	VDDIO	-3300	-238.5	90	PCLK	0	-238.5	150	VCL	3000	-238.5	210	G118	4388	110	270	DUMMY6	3428	110
31	LCM0	-3250		91	DE	50	-238.5	151	VCL	3050	-238.5	211	G116	4372	227	271	DUMMY7		
32	GNDO	-3200		92	HS	100	-238.5	152	Dummy	3100	-238.5	212	G114	4356	110		DUMMY8	1	
33	LCM1	-3150		93	VS	150	-238.5	153	Dummy	3150	-238.5	213	G112	4340	227	273	S396	3380	
34	VDDIO	-3100	-238.5	94	TESTDA[2]	200	-238.5	154	Dummy	3200	-238.5	214	G110	4324	110	274	S395	3364	
35	GM2	-3050	-238.5	95	TESTDA[1]	250	-238.5	155	Dummy	3250	-238.5	215	G108	4308	227	275	S394	3348	
36	GNDO	-3000		96	TESTDA[0]	300	-238.5	156	Dummy	3300	-238.5	216	G106	4292	110	276	S393	3332	
37	GM1	-2950	-238.5	97	DGND	350	-238.5	157	Dummy	3350	-238.5	217	G104	4276	227	277	S392	3316	1 1
38	VDDIO	-2900	-238.5	98	DGND	400	-238.5	158	Dummy	3400	-238.5	218	G102	4260	110	278	S391	3300	1
39 40	GM0 GNDO	-2850 -2800	-238.5 -238.5	99 100	DGND DGND	450 500	-238.5 -238.5	159 160	Dummy Dummy	3450 3500	-238.5 -238.5	219 220	G100 G98	4244 4228	227 110	279 280	S390 S389	3284 3268	+-
41			-238.5	101	DGND				,	3550		221			227	281		3252	+ -
42	SDA GS		-238.5	102	DGND	550 600	-238.5 -238.5	161 162	Dummy Dummy	3600		222	G96 G94	4212 4196		282	S388 S387	3236	1 1
43	SPI4W		-238.5	102		650	-238.5	163	Dummy	3650		223	G92	4180		283	S386	3220	
44	VDDIO		-238.5	103		700	-238.5	164	Dummy	3700		224	G90	4164	110	284	S385	3204	
45	TESTMODE[2]		-238.5	105		750	-238.5	165	Dummy	3750		225	G88	4148	227	285	S384	3188	
46	TESTDA[5]		-238.5	106		800	-238.5	166	Dummy	3800		226	G86	4132	110	286	S383	3172	
47	TESTDA[4]		-238.5	107	VDDI	850	-238.5	167	Dummy	3850		227	G84	4116		287	S382	3156	
48	TESTDA[3]		-238.5	108		900	-238.5	168	Dummy	3900		228	G82	4100		288	S381	3140	
49	TESTOSC		-238.5	109		950	-238.5	169	Dummy	3950		229	G80	4084	227	289	S380	3124	
50	OSC		-238.5	110		1000	-238.5	170	VGL	4000		230	G78	4068		290	S379	3108	+
51	VCI		-238.5	111	VCC	1050	-238.5	171	VGL	4050		231	G76	4052	227	291	S378	3092	
52	VCI		-238.5	112		1100	-238.5	172	VGL	4100		232	G74	4036		292	S377	3076	
53	VCI		-238.5	113		1150	-238.5	173	VGH	4150		233	G72	4020		293	S376	3060	1 1
54	VCI		-238.5	114		1200	-238.5	174	VGH	4200		234	G70	4004	110	294	S375	3044	
55	VCI		-238.5	115		1250	-238.5	175	VGH	4250		235	G68	3988		295	S374	3028	
56	VCI		-238.5	116	Dummy	1300	-238.5	176	VCOMH	4300		236	G66	3972	110	296	S373	3012	110
57	AGND		-238.5	117			-238.5	177	VCOMH		-238.5	237	G64	3956		297	S372	2996	227
58	AGND	-1900	-238.5	118	TEST_MODE[0]	1400	-238.5	178	VCOMH	4400	-238.5	238	G62	3940	110	298	S371	2980	110
59	AGND	-1850	-238.5	119	TEST_MODE[1]	1450	-238.5	179	VCOML	4450	-238.5	239	G60	3924	227	299	S370	2964	227
60	AGND	-1800	-238.5	120	AVDD	1500	-238.5	180	VCOML	4500	-238.5	240	G58	3908	110	300	S369	2948	110




No	Nama	V	Υ	Na	Nama	V	Υ	No	Nama	V	Υ	Na	Nama		Υ	No	Nome	Х У
No. 301	Name S368	2932	227	No. 361	Name S308	1972	227	No. 421	Name S248	X 1012	227	No. 481	Name S192	-324	110	No. 541	Name S132	X Y
302	S367	2916	110	362	S307	1956	110	422	S247	996	110	482	S191	-340	227	542	S131	-1300 227
303	S366	2900	227	363	S306	1940	227	423	S246	980	227	483	S190	-356	110	543	S130	-1316 110
304	S365	2884	110	364	S305	1924	110	424	S245	964	110	484	S189	-372	227	544	S129	-1332 227
305	S364	2868	227	365	S304	1908	227	425	S244	948	227	485	S188	-388	110	545	S128	-1348 110
306	S363	2852	110	366	S303	1892	110	426	S243	932	110	486	S187	-404	227	546	S127	-1364 227
307	S362	2836	227	367	S302	1876	227	427	S242	916	227	487	S186	-420	110	547	S126	-1380 110
308	S361	2820	110	368	S301	1860	110	428	S241	900	110	488	S185	-436	227	548	S125	-1396 227
309	S360	2804	227	369	S300	1844	227	429	S240	884	227	489	S184	-452	110	549	S124	-1412 110
310	S359	2788	110	370	S299	1828	110	430	S239	868	110	490	S183	-468	227	550	S123	-1428 227
311	S358	2772	227	371	S298	1812	227	431	S238	852	227	491	S182	-484	110	551	S122	-1444 110
312	S357	2756	110	372	S297	1796	110	432	S237	836	110	492	S181	-500	227	552	S121	-1460 227
313	S356	2740	227	373	S296	1780	227	433	S236	820	227	493	S180	-516	110	553	S120	-1476 110
314	S355	2724	110	374	S295	1764	110	434	S235	804	110	494	S179	-532	227	554	S119	-1492 227
315	S354	2708	227	375	S294	1748	227	435	S234	788	227	495	S178	-548	110	555	S118	-1508 110
316	S353	2692	110	376	S293	1732	110	436	S233	772	110	496	S177	-564	227	556	S117	-1524 227
317	S352	2676	227	377	S292	1716	227	437	S232	756	227	497	S176	-580	110	557	S116	-1540 110
318	S351	2660	110	378	S291	1700	110	438	S231	740	110	498	S175	-596	227	558	S115	-1556 227
319	S350	2644	227	379	S290	1684	227	439	S230	724	227	499	S174	-612	110	559	S114	-1572 110
320	S349	2628	110	380	S289	1668	110	440	S229	708	110	500	S173	-628	227	560	S113	-1588 227
321	S348	2612	227	381	S288	1652	227	441	S228	692	227	501	S172	-644	110	561	S112	-1604 110
322	S347	2596	110	382	S287	1636	110	442	S227	676	110	502	S171	-660	227	562	S111	-1620 227
323	S346	2580	227	383	S286	1620	227	443	S226	660	227	503	S170	-676	110	563	S110	-1636 110
324	S345	2564	110	384	S285	1604	110	444	S225	644	110	504	S169	-692	227	564	S109	-1652 227
325	S344	2548	227	385	S284	1588	227	445	S224	628	227	505	S168	-708	110	565	S108	-1668 110
326	S343	2532	110	386	S283	1572	110	446	S223	612	110	506	S167	-724	227	566	S107	-1684 227
327	S342	2516	227	387	S282	1556	227	447	S222	596	227	507	S166	-740 -750	110	567	S106	-1700 110
328 329	S341 S340	2500 2484	110 227	388	S281	1540 1524	110 227	448	S221 S220	580 564	110 227	508 509	S165 S164	-756 -772	227 110	568 569	S105 S104	-1716 227 -1732 110
330	S339	2468	110	390	S280 S279	1508	110	450	S219	548	110	510	S163	-788	227	570	S104 S103	-1732 110 -1748 227
331	S338	2452	227	391	S279	1492	227	451	S219	532	227	511	S162	-804	110	571	S103	-1746 227
332	S337	2436	110	392	S277	1476	110	452	S217	516	110	512	S161	-820	227	572	S102	-1780 227
333	S336	2420	227	393	S276	1460	227	453	S217	500	227	513	S160	-836	110	573	S100	-1796 110
334	S335	2404	110	394	S275	1444	110	454	S215	484	110	514	S159	-852	227	574	S99	-1812 227
335	S334	2388	227	395	S274	1428	227	455	S214	468	227	515	S158	-868	110	575	S98	-1828 110
336	S333	2372	110	396	S273	1412	110	456	S213	452	110	516	S157	-884	227	576	S97	-1844 227
337	S332	2356	227	397	S272	1396	227	457	S212	436	227	517	S156	-900	110	577	S96	-1860 110
338	S331	2340	110	398	S271	1380	110	458	S211	420	110	518	S155	-916	227	578	S95	-1876 227
339	S330	2324	227	399	S270	1364	227	459	S210	404	227	519	S154	-932	110	579	S94	-1892 110
340	S329	2308	110	400	S269	1348	110	460	S209	388	110	520	S153	-948	227	580	S93	-1908 227
341	S328	2292	227	401	S268	1332	227	461	S208	372	227	521	S152	-964	110	581	S92	-1924 110
342	S327	2276	110	402	S267	1316	110	462	S207	356	110	522	S151	-980	227	582	S91	-1940 227
343	S326	2260	227	403	S266	1300	227	463	S206	340	227	523	S150	-996	110	583	S90	-1956 110
344	S325	2244	110	404	S265	1284	110	464	S205	324	110	524	S149	-1012	227	584	S89	-1972 227
345	S324	2228	227	405	S264	1268	227	465	S204	308	227	525	S148	-1028	110	585	S88	-1988 110
346	S323	2212	110	406	S263	1252	110	466	S203	292	110	526	S147	-1044	227	586	S87	-2004 227
347	S322	2196	227	407	S262	1236	227	467	S202	276	227	527	S146	-1060	110	587	S86	-2020 110
348	S321	2180	110	408	S261	1220	110	468	S201	260	110	528	S145	-1076	227	588	S85	-2036 227
349	S320	2164	227	409	S260	1204	227	469	S200	244	227	529	S144	-1092		589	S84	-2052 110
350	S319	2148	110	410	S259	1188	110	470	S199	228	110	530	S143	-1108	227	590	S83	-2068 227
351	S318	2132	227	411	S258	1172	227	471	Dummy9	212	227	531	S142	-1124		591	S82	-2084 110
352	S317	2116	110	412	S257	1156	110	472	Dummy10	196	110	532	S141	-1140	227	592	S81	-2100 227
353	S316	2100	227	413	S256	1140	227	473	Dummy11	-196	110	533	S140	-1156	110	593	S80	-2116 110
354	S315	2084	110	414	S255	1124	110	474	Dummy12	-212	227	534	S139	-1172	227	594	S79	-2132 227
355	S314	2068	227	415	S254	1108	227	475	S198	-228	110	535	S138	-1188	110	595	S78	-2148 110
356	S313	2052	110	416	S253	1092	110	476	S197	-244	227	536	S137	-1204	227	596	S77	-2164 227
357	S312	2036	227	417	S252	1076	227	477	S196	-260	110	537	S136	-1220	110	597	S76	-2180 110
358	S311	2020	110	418	S251	1060	110	478	S195	-276	227	538	S135	-1236	227	598	S75	-2196 227
359	S310	2004	227	419	S250	1044	227	479	S194	-292	110	539	S134	-1252	110	599	S74	-2212 110
360	S309	1988	110	420	S249	1028	110	480	S193	-308	227	540	S133	-1268	227	600	S73	-2228 227



_				_			_				
No.	Name	Χ	Υ	No.	Name	Χ	Υ	No.	Name	Χ	Υ
601	S72	-2244	110	661	S12	-3204	110	721	G89	-4164	110
602	S71	-2260	227	662	S11	-3220	227	722	G91	-4180	227
603	S70	-2276	110	663	S10	-3236	110	723	G93	-4196	110
604	S69	-2292	227	664	S9	-3252	-3252 227		G95	-4212	227
605	S68	-2308	110	665	S8	-3268 110		724 725	G97	-4228	110
606	S67	-2324	227	666	S7	-3284	227	726	G99	-4244	227
607	S66	-2340	110	667	S6	-3300	110	727	G101	-4260	110
608	S65	-2356	227	668	S5	-3316	227	728	G103	-4276	227
609	S64	-2372	110	669	S4	-3332	110	729	G105	-4292	110
610	S63	-2388	227	670	S3	-3348	227	730	G107	-4308	227
611	S62	-2404	110	671	S2	-3364	110	731	G109	-4324	110
612	S61	-2420	227	672	S1	-3380	227	732	G111	-4340	227
613	S60	-2436	110	673	Dummy13	-3396	110	733	G113	-4356	110
614	S59	-2452	227	674	Dummy14	-3412	227	734	G115	-4372	227
615	S58	-2468	110	675	Dummy15	-3428	110	735	G117	-4388	110
616	S57	-2484	227	676	Dummy16	-3444	227	736	G119	-4404	227
617	S56	-2500	110	677	G1	-3460	110	737	G121	-4420	110
618	S55	-2516	227	678	G3	-3476	227	738	G123	-4420	227
619	S54	-2532	110	679	G5	-3492	110	739	G125	-4452	110
620	S53	-2548	227	680	G7	-3508	227	740	G127	-4468	227
621	S52	-2564	110	681	G9	-3524	110	741	G129	-4484	110
622	S51	-2580	227	682	G11	-3540	227	742	G131	-4500	227
623	S50	-2596	110	683	G13	-3556	110	743	G133	-4516	110
624	S49	-2612	227	684	G15	-3572	227	744	G135	-4532	227
625	S48	-2628	110	685	G17	-3588	110	745	G137	-4548	110
626	S47	-2644	227	686	G19	-3604	227	746	G139	-4564	227
627	S46	-2660	110	687	G21	-3620	110	747	G141	-4580	110
628	S45	-2676	227	688	G23	-3636	227	748	G143	-4596	227
629	S44	-2692	110	689	G25	-3652	110	749	G145	-4612 -4628	110
630	S43	-2708	227	690	G27	-3668	227	750			227
631	S42	-2724	110	691	G29	-3684	110	751	G149	-4644	110
632	S41	-2740	227	692	G31	-3700	227	752	G151	-4660	227
633	S40	-2756	110	693	G33	-3716	110	753	753 G153		110
634	S39	-2772	227	694	G35	-3732	227	754	G155	-4692	227
635	S38	-2788	110	695	G37	-3748	110	755	G157	-4708	110
636	S37	-2804	227	696	G39	-3764			G159	-4724	227
637	S36	-2820	110	697	G41	-3780	110	756 757	G161	-4740	110
638	S35	-2836	227	698	G43	-3796	227	758	Dummy17	-4756	227
	S34										
639		-2852	110	699	G45	-3812	110	759	Dummy18	-4772	110
640	S33	-2868	227	700	G47	-3828	227	\vdash	ALL C	40	000
641	S32	-2884	110	701	G49	-3844	110	-	ALK-R	4841	-220
642	S31	-2900	227	702	G51	-3860	227	<u> </u>	ALK-L	-4841	-220
643	S30	-2916	110	703	G53	-3876	110				
644	S29	-2932	227	704	G55	-3892	227				
645	S28	-2948	110	705	G57	-3908	110				
646	S27	-2964	227	706	G59	-3924	227				L
647	S26	-2980	110	707	G61	-3940	110				
648	S25	-2996	227	708	G63	-3956	227				
649	S24	-3012	110	709	G65	-3972	110				
650	S23	-3028	227	710	G67	-3988	227				
651	S22	-3044	110	711	G69	-4004	110	-			
652	S21	-3060	227	712	G71	-4020	227				
653	S20	-3076	110	713	G73	-4036	110				
654	S19	-3092	227	714	G75	-4052	227				
655	S18	-3108	110	715	G77	-4068	110				
656	S17	-3124	227	716	G79	-4084	227				
657	S16	-3140	110	717	G81	-4100	110		_		
658	S15	-3156	227	718	G83	-4116	227				
659	S14	-3172	110	719	G85	-4132	110				
						-4148					
660	S13	-3188	227	720	G87	-4148	227	\Box			1







6. Function Description

6.1 MCU Interface Type Selection

The selection of a given interfaces are done by setting P68, IM2, IM1, and IM0 pins as show in below tables.

Table 6.1.1 MCU Interface Type Selection

				dec Type delection						
P68	IM2	IM1	IMO	Interface	Read back selection					
_	0	-	_	Serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read					
				Condi intorido	parameter)					
0	1	0	0	8080 MCU 8-bit Parallel	RDX strobe(8-bit read data and 8-bit read parameter)					
0	4			8080 MCU 16-bit	DDV strabe/16 bit road data and 8 bit road naremater)					
U	0 1	0	•	Parallel	RDX strobe(16-bit read data and 8-bit read parameter)					
0	1	1	0	8080 MCU 9-bit Parallel	RDX strobe(9-bit read data and 8-bit read parameter)					
0				8080 MCU 18-bit	PDV strobe(19 bit road data and 9 bit road parameter)					
0	1	ļ	ļ	Parallel	RDX strobe(18-bit read data and 8-bit read parameter)					
1	1	0	0	6800 MCU 8-bit Parallel	E strobe(8-bit read data and 8-bit read parameter)					
_	4	•	_	6800 MCU 16-bit	E strobe(9-bit read data and 8-bit read parameter)					
1	1	0	1	Parallel						
1	1	1	0	6800 MCU 9-bit Parallel	E strobe(16-bit read data and 8-bit read parameter)					
	4			6800 MCU 18-bit						
1 1	1	1	1	Parallel	E strobe(18-bit read data and 8-bit read parameter)					





6.2 Serial Interface

The Module uses a 3-wire 9-bit serial interface or 4-pins/8-bit bi-directional interface for communication between the micro controller and the LCD driver chip. The 3-pins serial use: CSX (chip enable), SCL(serial clock) and SDA(serial data input/output) and the 4-pins serial use: CSX(chip enable), D/CX(data/ command select), SCL(serial clock), and SDA(serial data input/output).

Table 6.2.1 Serial Interface Type Selection

IM2	4WSPI	Interface	Read back selection
0	0	3-Pins Serial Interface	Via the read instruction(8-bit, 24-bit and 32-bit read parameter)
0	1	4-Pins Serial Interface	Via the read instruction(8-bit, 24-bit and 32-bit read parameter)

6.2.1 Command Write

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-pins serial data packet contains a control bit D/CX and a transmission byte and in 4-pins serial case, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored in the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any orders to the Driver. The MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicated the start of data transmission.

Figure1: 3-pins Serial Data Stream Format

Transmission byte(TB) may be a command or a date

MSB

D/CX

D7

D6

D5

D4

D3

D2

D1

D0

D/CX

TB

D/CX

TB

D/CX


TB

D/CX


TB

Figure2: 4-pins Serial Data Stream Format

Transmission byte(TB) may be a command or a date



When CSX is "high", SCL clock is ignored. At the falling edge of CSX, SCL can be high or low. SDA is sampled at the rising edge of CSX. D/CX indicates, whether the byte is command code (D/CX='0') or parameter/RAM data (D/CX='1'). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-pin serial interface) or D7(4-pins serial interface) of the next byte at the next rising edge of SCL.



6.2.2 Read Function




Figure3: 3-Pins Serial Protocol (for DAH/DBH/DCH/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read)






Figure4: 3-Pins Serial Protocol (for 04H command: 24-bit read)




Figure5: 3-Pins Serial Protocol (for 09H command: 32-bit read)




Figure6: 4-pins Serial Protocol (for DAH/DBH/DCH/0AH/0BH/0CH/0DH/0EH/0FH command: 8-bit read)




Figure7: 4-pins Serial Protocol (for 04H command: 24-bit read)




Figure8: 4-pins Serial Protocol (for 09H command: 32-bit read)





6.3 8080-Series Parallel Interface (P68='0')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX (active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The graphics controller chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17,0] bits are display RAM data or command parameters. When D/C='0', D[17,0] bits are commands.

The 8080-series bi-direction interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is low state (GND). Interface bus width can be selected with IM2, IM1 and IM0. The interface function of 8080-series parallel interface are given in Table 6.3.1.

Table 6.3.1The function of 8080-series parallel interface


	Table 0.5.11 the full culot of 0000-series parallel litterface												
P68	IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Function					
					0	1	1	Write 8-bit command(D7 to D0)					
0	1	0	0	8-bit Parallel	1	1	↑	Write 8-bit display data or 8-bit parameter(D7 to D0)					
					1	1	1	Read 8-bit display data(D7 to D0)					
					1	1	1	Read 8-bit parameter or status(D7 to D0)					
					0	1	1	Write 8-bit command(D7 to D0)					
0	1	0	1	16-bit	1	1	↑	Write 16-bit display data or 8-bit parameter(D15 to D0)					
				Parallel	1	1	1	Read 16-bit display data(D15 to D0)					
					1	1	1	Read 8-bit parameter or status(D7 to D0)					
			0		0	1	1	Write 8-bit command(D7 to D0)					
0	1	1		9-bit Parallel	1	1	↑	Write 9-bit display data or 8-bit parameter(D8 to D0)					
					1	1	1	Read 9-bit display data (D8 to D0)					
					1	1	1	Read 8-bit parameter or status(D7 to D0)					
					0	1	1	Write 8-bit command(D7 to D0)					
0	1	1	1	18-bit	1	1	↑	Write 18-bit display data or 8-bit parameter(D17 to D0)					
				Parallel	1	1	1	Read 18-bit display data(D17 to D0)					
					1	1	1	Read 8-bit parameter or status(D7 to D0)					

Note: Reading operation applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

6.3.1 Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[17...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1'). The write cycle is described in the following figure.





Note: WRX is an unsynchronized signal (it can be stopped)

Figure9: 8080-Series WRX Protocol





Figure 10: 8080-Series Parallel bus protocol (write to register or display RAM)

6.3.2 Read Cycle/Sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from the display via interface. The display sends data (D[17...0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 11: 8080-Series RDX Protocol




Figure 12: 8080-Series parallel bus protocol (Read from register or display RAM)





6.4 6800-Series Parallel Interface (P68='1')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX(active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The Graphics Controller Chip reads the data at the falling edge of E signal when R/WX='1' and writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17,0] bits are display RAM data or command parameters. When D/C='0', D[17,0] bits are commands.

The 6800-series bi-direction interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0. The interface function of 6800-series parallel interface are given in Table 6.4.1.

Table 6.4.1 The function of 6800-series parallel interface


P68	IM2	IM1	IMO	Interface	D/CX RDX E			Function
					0	1	V	Write 8-bit command(D7 to D0)
					1	1	V	Write 8-bit display data or 8-bit parameter(D7 to D0)
1	1	0	0	8-bit Parallel	1	\	Read 8-bit display data(D7 to D0)	
					1	\	1	Read 8-bit parameter or status(D7 to D0)
					0	1	\downarrow	Write 8-bit command(D7 to D0)
			1	16-bit Parallel	1	1	V	Write 16-bit display data or 8-bit parameter(D15 to D0)
1	1	0			1	V	1	Read 16-bit display data(D15 to D0)
					1	V	1	Read 8-bit parameter or status(D7 to D0)
					0	1	V	Write 8-bit command(D7 to D0)
	1	_	0		1	1	V	Write 9-bit display data or 8-bit parameter(D8 to D0)
1	I	1		9-bit Parallel	1	V	1	Read 9-bit display data (D8 to D0)
					1	4	1	Read 8-bit parameter or status(D7 to D0)
					0	1	V	Write 8-bit command(D7 to D0)
					1	1	V	Write 18-bit display data or 8-bit parameter(D17 to D0)
1	1	1	1	18-bit Parallel	1	V	1	Read 18-bit display data(D17 to D0)
					1	V	1	Read 8-bit parameter or status(D7 to D0)

Note: Reading operation applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh



6.4.1 Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data signals (D[17...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1'). The write cycle is described in the following figure.



Note: E is unsynchronized signal (it can be stopped)

Figure 13: 6800-Series Write Protocol





Figure 14: 6800-Series parallel bus protocol (write to register or display RAM)



6.4.2 Read Cycle/Sequence

The read cycle means that the host reads information (commend or/and data) to the display via the interface. Each read cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data (D[17...0]). D/CX bit is control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1')



Note: E is an unsynchronized signal (It can be stopped).

Figure15: 6800-Series Read Protocol




Figure 16: 6800-Series Parallel bus protocol (Read from register or display RAM)



6.5 Display Data Transfer Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then DRIVER will reject the previous its and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example.




Figure 17: Serial bus protocol, write mode - interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command data, before Bit D0 of the byte has been completed. Then the DRIVER will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line(CSX) is next activated. See the following example.




Figure 18: Serial bus protocol, write mode – interrupted by CSX

If1, 2 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as show below.

Note: Break can be e.g. another command or noise pulse.






Figure 19: Write interrupts recovery (serial interface)




Figure 20: Write interrupts recovery (both serial and parallel interface)



6.6 Display Data Transfer Pause

It will be possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the Chip Select Line is released after a whole byte of a command has been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the Chip Select Line is next enabled as shown below:




Figure21: Serial interface Pause Protocol (pause by CSX)




Figure 22: Parallel bus Pause Protocol (paused by CSX)

This applies to the following 4 conditions:

- 1. Command-Pause-Command
- 2. Command-Pause-Parameter
- 3. Parameter-Pause-Command
- 4. Parameter-Pause-Parameter






6.7 Display Data Transfer Mode

The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

Method 1:

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.



Method 2:

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.

Start

Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	
	Stop					
	Any Command					

Note:

- 1. These apply to this Data Transfer Color mode on both Serial and Parallel interfaces.
- 2. The Frame Memory can contain both odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.

6.8 RGB Interface

6.8.1 RGB Interface Selection


The RGB interface mode is available for ILI9163C and the interface is selected by setting the VIPF[3:0] bits as following table.

٧	VIPF[3:0]			RGB Interface	Data Bus				
0	1	1	0	18-bit RGB interface	D[17:0]				
0	1	0	1	16-bit RGB interface	D[17:13], D[11:1]				
1	1	1	0	6-bitRGB interface	D[7:2]				
Others				Setting pro	hibited				


The display operation via RGB interface is synchronized with the VS, HS and PCLK signals. The RGB interface transfers the updated data to GRAM and the update area is defined by the window address function. The back porch and back porch are used to set the RGB interface timing.

Parallel RGB Interface Set Table

18-bit data bus interface (D[17:0] is used), VIPF[3:0] = 0110



16-bit data bus interface (D[17:13] and D[11:1] are used), VIPF[3:0] = 0101



6-bit data bus interface (D[7:2] is used), VIPF[3] = 1110

		First Transfer							Second Transfer						Third Transfer						
	D7	D6	D5	D4	D3	D2	D7	D6	D5	D4	D3	D2	D7	D6	D5	D4	D3	D2			
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]			

Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, EN and D[17:0] states when there is a rising edge of the PCLK. The PCLK can not be used as continues internal clock for other functions of the display module.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is high enable and its state is read to the display module by a rising edge of the PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the PCLK signal.



Data Enable (EN) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the PCLK signal. D[17:0] are used to tell what is the information of the image that is transferred on the display (When EN= '1' and there is a rising edge of PCLK). D[17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the PCLK signal.





Figure 23: GRAM Access Area by RGB Interface





6.8.2 RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW: VS Low Width HLW: HS Low Width


DTST: Data Transfer Startup Time

Figure 24: Timing Chart of Signals in 18-/16-bit RGB Interface Mode





The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VS Low Width HLW: HS Low Width

DTST: Data Transfer Startup Time

Note 1: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with PCLK.

Note 2: In 6-bit RGB interface mode, set the cycles of VS, HS and EN to 3 multiples of PCLK.

Figure 25: Timing Chart of Signals in 6-bit RGB Interface Mode





6.8.3 RGB Interface Mode Set

ILI9163C supplies a RGB interface with DE mode and can be controlled by external RCM[1:0] pins.

RCM1	RCM0	Resolution selection		
0	Χ	MCU interface mode		
1	0	RGB interface(1)		
1	1	RGB interface(2)		

There are 2-kinds of RGB mode which is selected by RCM1 & RCM0 hardware pins.

In RGB interface 1: (RCM1, RCM0 = "10"), writing data to frame memory is done by PCLK and Video Data Bus, when DE is high state. The external synchronization signals (PCLK, VS and HS) are used for internal display signals. So, controller (host) must always transfer PCLK, VS, HS and DE signals to driver.

In RGB interface 2 : (RCM1, RCM0 = "11"), blanking porch setting of VS and HS signals are defined by RGBBPCTR (B5h)command. DE pin is used for data making. When DE pin is high, valid data is directly stored to frame

memory. In the contrast, if DE pin is low, valid data will becomes "00" and stored to frame memory.






6.9 Display Data Color Coding

6.9.1 Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input


3-pin 9-bit data protocol



- Note 1: pixel data with the 12-bits color depth information.
- Note 2: The most significant bits are: Rx[3], Gx³ and Bx³
- Note 3: The least significant bits are:Rx⁰, Gx⁰ and Bx⁰
- Note 4: X = don't care Can be set to '0' or '1'

Figure 26: Write data for RGB4-4-4 bits input

4-pin 8-bit Series data protocol







Note 1: pixel data with the 16-bits color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are:Rx0, Gx0 and Bx0

Note 4: X = Don't care - Can be set to '0' or '1'

Figure 27: Write data for RGB 5-6-5-bits input

3-pin 9-bit Series data protocol





Figure 28: Write data for RGB 6-6-6 bits input

4-pin 8-bit Series data protocol




Note 1: pixel data with the 18-bits color depth_information.

Note 2: The most significant bits are: Rx⁵, Gx⁵ and Bx⁵ Note 3: The least significant bits are:Rx⁰, Gx⁰ and Bx⁰

Note 4: X = Don't care - Can be set to '0' or '1'




Read data for 3-W SPI RGB



Note: X = Don't care - Can be set to '0' or '1'

Read data for 4-W SPI RGB



Note: X = Don't care - Can be set to '0' or '1'

Figure29: Read data for SPI RGB 6-6-6-bits




6.9.2 8-bit Parallel Interface (IM2='1', IM[1:0] ="00")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB4-4-4-bits input
- ♦ 65K colors, RGB5-6-5-bits input
- ♦ 262K colors, RGB6-6-6-bits input

2 pixels (6 sub-pixels) per 3 transfer



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit3, LSB=Bit 0 for Red, Green and Blue data.


Note 2: 3-times transfer is used to transmit 2 pixels data with the 12-bits color depth information.


Note 3: '-' = Don't care - Can be set to '0' or '1'

Figure 30: Write 8-bit data for RGB 4-4-4-bits input



There is 1 pixel (3 sub-pixels) per 2 transfer





Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit5, LSB=Bit 0 for Green and MSB=Bit4, LSB=Bit0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3: '-' = Don't care - Can be set to '0' or '1'

Figure31: Write 8-bits data for RGB 5-6-5-bits input





1 pixel (3 sub-pixels) per 3 transfer



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3: '-' = Don't care - Can be set to '0' or '1'


Figure 32: Write 8-bit data for RGB 6-6-6-bits input



6.9.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input




Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data. Note 2: '=' Don't care — Can be set to '0' or '1'

Figure 33: Write 16-bit data for RGB4-4-4-bits input (4k-color)





1 pixel (3 sub-pixels) per 1 transfer, 16-bits/pixel




Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Blue and MSB=Bit5, LSB=Bit 0 for Green data.

Note 2: '=' Don't care - Can be set to '0' or '1'

Figure 34: Write 16-bit data for RGB 5-6-5-bits input (65k colors)



2 pixels (6 sub-pixels) per 2 transfer, 18-bits/pixel



Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Green and Blue. Note 2: '=' Don't care - Can be set to '0' or '1'

Figure 35: Write 16-bit data for RGB 6-6-6-bits input (262K colors)




6.9.4 9-bit Parallel Interface (IM2='2', IM1, IM0="10")

Different display data formats are available for three colors depth supported by listed below

♦ 262K colors, RGB6-6-6-bits input

2 pixels (6 sub-pixels) per 4 transfer, 18-bits/pixel



Note1: The data order is as follows, MSB = D8, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Green and Blue data.

Note 2: '=' Don't care - Can be set to '0' or '1'

Figure 36: Write 9-bit data for RGB 6-6-6-bits input(262k-color)






6.9.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input

1 pixel (3 sub-pixels) per 1 transfer, 12-bits/pixel




Note1: The data order is as follows, MSB = D11, LSB = D0 and picture data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data. Note 2: '=' Don't care - Can be set to '0' or '1'

Figure 37: Write 18-bits data for RGB 4-4-4-bits input (4k colors)



1 pixel (3 sub-pixels) per 1 transfer, 16-bits/pixel




Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Green and MSB=Bit 4, LSB=Bit 0 for Blue data.

Note 2: '=' Don't care - Can be set to '0' or '1'

Figure 38: Write 18-bits data for RGB 5-6-5-bits input (65k-color)







Note1: The data order is as follows, MSB = D17, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red, Green and Blue data.

Note 2: '=' Don't care - Can be set to '0' or '1'

Figure 39: Write 18-bit data for RGB 6-6-6-bits input (262K colors)






7. Display Data RAM

7.1 Configuration

The display data RAM stores display dots and consists of 384,504 bits (132x18x162 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC.

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.








7.2 Memory to Display Address Mapping


7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0')








7.2.2 130RGB x 130 resolution(GM[2:0] = "100", SMX=SMY=SRGB='0')







7.2.3 128RGB x 160 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.4 120RGB x 160 resolution (GM[2:0] = "010", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.5 128RGB x 128 resolution (GM[2:0] = "001", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.6 132RGB x 162 resolution (GM[2:0] = "000", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.3 MCU to memory write/read direction (Address Counter)

The address counter set the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected(RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. When GM=011, 132RGB x 162, the address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined into which will be written. The window is programmable via the command register XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0(0h) YS=0(0h) and XE=131(83h), YE=161(A1h)

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address(X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS)

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Below table shows the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image orientation, the controls for the column and page counters apply as below: -

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to "Start Column (XS)"	Return to "Start Row (YS)
Complete Pixel Read/Write action	Increment by 1	No change
The Column counter value is larger than "End Column(XE)"	Return to "Start Column (XS)"	Increment by 1
The Column counter value is larger than "End Column (XE)" and the Row counter value is larger than "End Row(YE)"	Return to "Start Column (XS)"	Return to "Start Row (YS)



Figure 40: Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)

Display Data	MADCTR play Data Parameter		Image in the Memory	Localistic Disco(DDDAM)	
Direction	MV	MX	MY	(MPU)	Image in the Driver (DDRAM)
Normal	0	0	0		H/W position(0.0) X-Y address (0.0) X: CASET Y: RASET
Y-Mirror	0	0	1		H/W position(0.0) X-Y address (0.0) X: CASET Y: RASET
X-Mirror	0	1	0		H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
X-Mirror Y-Mirror	0	1	1		H/W position(0,0) E X-Y address (0,0) X: CASET Y: RASET
X-Y Exchange	1	0	0		H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
X-Y Exchange Y-Mirror	1	0	1		X-Y address (0,0) X: CASET Y: RASET
XY Exchange	1	1	0		H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
XY Exchange	1	1	1		H/W position(0,0) R X-Y address (0,0) X: CASET Y: RASET





8. Tearing Effect Output Line

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

8.1 Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


Tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the Tearing Effect Output signal consists of V-Sync and H-Sync information, There is one V-sync and 162 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

T^{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

8.2 Tearing Effect Line Timing

The Tearing Effect signal is described below:





Table 8.2.1 AC characteristics of Tearing Effect Signal Idle Mode Off/On (Frame Rate = 58.9Hz)

Symbol	Parameter	min	max	unit	descritpion
tvdl	Vertical Timing Low Duration	13	-	Ms	
tvdh	Vertical Timing High Duration	1000	-	μs	
thdl	Horizontal Timing Low Duration	33	-	μs	
thdh	Horizontal Timing High Duration	25	500	μs	

Notes:

- 1. The timings in Table 8.2.1 apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure41: Rise and fall times




The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:







8.2.1 Example 1 MCU Write is Faster than Panel Read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



8.2.2 Example 2 MCU Write is slower than Panel Read




The MCU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync





pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MCU to Frame memory write position.







9. Power ON/OFF Sequence

VDDI and VCI can be applied in any order.

VCI and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VCI can be powered down minimum 0msec after RESX has been released.


CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Notes:

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 9.1 and 9.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

9.1 Case 1 – RESX line is held high or Unstable by Host at Power –On

If RESX line is held high or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

9.2 Case 2 – RESX line is held Low by Host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum



10µsec after both VCI and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

9.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. The display module must meet following requirements:

- 1. There cannot be any damages for the display module or the display module cannot cause any damages for the host or lines of the interface.
- 2. There cannot be any abnormal visible effects (= Display must be blank) within 1 second on the display and remains blank until "Power On Sequence" powers it up.





10. Power Level Definition

10.1 Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

- Normal Mode On (full display), Idle Mode On, Sleep Out.
 In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

V. . ¬ Power Off Mode.


In this mode, both VCI and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.





10.2 Power Flow Chart




- Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- Note 2: There is not any limitation, which is not specified by Nokia, when there is changing from one power mode to another power mode.
- Note 3: It is recommended that it should be enter Sleep in before power off.





11. Gamma Curves


11.1 Gamma curve according to the Gamma1.0/1.8/2.2/2.5







11.2 Gamma Structure







Positive Gamma Correction

Grayscale	Value "X"in Formula	Input Range	Formula
VP0	VP0[5:0]	0 - 63	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VP1	VP1[5:0]	0 - 63	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VP2	VP2[5:0]	0 - 63	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VP4	VP4[5:0]	0 - 47	((47R-X*R)/47R)*(VP2-VP20)+VP20
VP6	VP6[5:0]	0 - 47	((47R-X*R)/47R)*(VP2-VP20)+VP20
VP13	VP13[4:0]	0 - 31	((32R-X*R)/47R)*(VP2-VP20)+VP20
VP20	VP20[6:0]	0 - 127	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VP27	VP27[3:0]	0 - 15	((36R-X*R)/39R)*(VP20-VP43)+VP43
VP36	VP36[3:0]	0 - 15	((18R-X*R)/39R)*(VP20-VP43)+VP43
VP43	VP43[6:0]	0 - 127	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VP50	VP50[4:0]	0 - 31	((46R-X*R)/47R)*(VP43-VP61)+VP61
VP57	VP57[5:0]	0 - 47	((47R-X*R)/47R)*(VP43-VP61)+VP61
VP59	VP59[5:0]	0 - 47	((47R-X*R)/47R)*(VP43-VP61)+VP61
VP61	VP61[5:0]	0 - 63	((66R-X*R)/130R)*(GVDD-VGS)+VGS
VP62	VP62[5:0]	0 - 63	((66R-X*R)/130R)*(GVDD-VGS)+VGS
VP63	VP63[5:0]	0 - 63	((66R-X*R)/130R)*(GVDD-VGS)+VGS

Negative Gamma Correction

Grayscale	Value "X" in Formula	Input Range	Formula
VN63	VN63[5:0]	0 - 63	((66R-X*R)/130R)*(GVDD-VGS)+VGS
VN62	VN62[5:0]	0 - 63	((66R-X*R)/130R)*(GVDD-VGS)+VGS
VN61	VN61[5:0]	0 - 63	((66R-X*R)/130R)*(GVDD-VGS)+VGS
VN59	VN59[5:0]	0 - 47	((47R-X*R)/47R)*(VN43-VN61)+VN61
VN57	VN57[5:0]	0 - 47	((47R-X*R)/47R)*(VN43-VN61)+VN61
VN50	VN50[4:0]	0 - 31	((46R-X*R)/47R)*(VN43-VN61)+VN61
VN43	VN43[6:0]	0 - 127	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VN36	VN36[3:0]	0 - 15	((18R-X*R)/39R)*(VN20-VN43)+VN43
VN27	VN27[3:0]	0 - 15	((36R-X*R)/39R)*(VN20-VN43)+VN43
VN20	VN20[6:0]	0 - 127	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VN13	VN13[4:0]	0 - 31	((32R-X*R)/47R)*(VN2-VN20)+VN20
VN6	VN6[5:0]	0 - 47	((47R-X*R)/47R)*(VN2-VN20)+VN20
VN4	VN4[5:0]	0 - 47	((47R-X*R)/47R)*(VN2-VN20)+VN20
VN2	VN2[5:0]	0 - 63	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VN1	VN1[5:0]	0 - 63	((130R-X*R)/130R)*(GVDD-VGS)+VGS
VN0	VN0[5:0]	0 - 63	((130R-X*R)/130R)*(GVDD-VGS)+VGS



12..Reset

12.1 Registers

The registers that are initialized are listed below.

Reset Table (Default Value, GM=000, 128RGB x 160)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	ln	ln
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	007Fh	007Fh	007Fh(127d) (when MV=0) 009Fh(159d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	009Fh	009Fh	009Fh(159d) (when MV=0) 007Fh(127d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	009Fh	009Fh	009Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A0h	00A0h	00A0h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=010, 120RGB x 160)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0077h	0077h	0077h(119d) (when MV=0) 0077h(159d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	009Fh	009Fh	009Fh(159d) (when MV=0) 0077h(119d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	009Fh	009Fh	009Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A0h	00A0h	00A0h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=010, 128RGB x 128)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	007Fh	007Fh	007Fh(127d) (when MV=0) 0077h(127d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	007Fh	007Fh	007Fh(127d) (when MV=0) 007Fh(127d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	007Fh	007Fh	007Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0080h	0080h	0080h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=011, 132RGB x 162)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0083h	0083h	0083h(131d) (when MV=0) 00A1h(161d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	00A1h	00A1h	00A1h(161d) (when MV=0) 0083h(131d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	00A1h	00A1h	00A1h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A2h	00A2h	00A2h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=100, 130RGB x 130)

Item	After Power	After Hardware	After Software
Frame memory	On	Reset	Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	ln O"	ln O''	ln O''
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0081h	0081h	0081h(when MV=0) 0081h(when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	0081h	0081h	0081h(when MV=0) 0081h(when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	0081h	0081h	0081h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0082h	0082h	0082h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=101, 132RGB x 132)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	ln
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0083h	0083h	0083h(when MV=0) 0083h(when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	0083h	0083h	0083h(when MV=0) 0083h(when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	0083h	0083h	0083h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0084h	0084h	0084h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

12.2 Input/Output Pins

12.2.1 Output Pins, I/O Pins

Output or Bi-direction pins	After Power On	After Hardware Reset	After Software Reset		
TE	Low	Low	Low		
D17to D0(Output driver)	High-Z(Inactive)	High-Z(Inactive)	High-Z(Inactive)		






Note: There will be no output from D[7..0] and SDA during Power On/Off sequences, Hardware Reset and Software Reset.

12.2.2 Input Pins

Input	During Power On	After	After Hardware	After Software	During Power Off
pins	Process	Power On	Reset	Reset	Process
RESX	TBD	Input invalid	Input invalid	Input invalid	?
CSX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
D/CX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
WRX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
RDX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
D17 to					
D0	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
SDA	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid

12.3 Reset Timing



(VSS=0V, VDDI=1.65V to 1.95V, VCI=2.6V to 2.9V, Ta = -30 to 70° C)

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
tRESW	*1) Reset low pulse width	RESX	10	-	-	-	μs
		-	-	-	5	When reset applied during Sleep in mode	ms
tREST	*2) Reset complete width	-	-	-	120	When reset applied during Sleep out mode	ms


Note

1. Spike due to an electrostatic discharge on RESX line does not cause system reset according to the table below.



RESX Pulse	Action
Shorten than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condtion.)

- 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for Hardware Reset.
- 3. During Reset Complete Time, ID2 and VCOMOF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.






13. SleepOut – Command and Self-Diagnostic Functions of Displap

13.1 Register loading Detection

Sleep Out-command (See section 16.1.2.12 Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller. If those both values (EEPROM and register values) are same, there is inverted (= increased by 1) a bit, which is defined in command 16.1.2.10 "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of this command is D7). If those both values are not same, the bit(D7) is not inverted (= increased by 1)

The flow chart for this internal function is following:



Note:

There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DDh), by the display module.






13.2 Functionality Detection

Sleep Out-command (See section 16.1.2.12 Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (only Booster voltage level). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command 16.1.2.10 "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (=increased by 1).

The flow chart for this internal function is following:



Note: There is needed 120msec after Sleep Out –command, when there is changing from Sleep In –mode to Sleep Out –mode, before there is possible to check if Nokia's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out –mode.





14. Command

14.1 Command List

Code	Command	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Ref.
0011	NOP											
00H	(No Operation)	Х	0	0	0	0	0	0	0	0	00h	14.2.1
01H	Software Reset	Х	0	0	0	0	0	0	0	1	01h	14.2.2
	Read Display	V										
	Identification Information	Х	0	0	0	0	0	1	0	0	04h	
04H	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	14.0.0
0411	2 nd Parameter	Х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h	14.2.3
	3 rd Parameter	Х	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h	
	4 th Parameter	Х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h	
	Read Display Status	Х	0	0	0	0	1	0	0	1	09h	
	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
09H	2 nd Parameter	Х	BSTON	MY	MX	MV	ML	RGB	МН	ST24	00h	14.2.4
0311	3 rd Parameter	Х	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	61h	14.2.4
	4 th Parameter	Х	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	00h	-
	5 th Parameter	Х	GCS1	GCS0	TELOM	HSON	VSON	PCKON	DEON	ST0	00h	
	Read Display Power Mode	Х	0	0	0	0	1	0	1	0	0Ah	12.4.5
0AH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	2 nd Parameter	Х	BSTON	IDMON	PLTON	SLPOUT	NORON	DISON	D1	D0	08h	
	Read Display MADCTL	Х	0	0	0	0	1	0	1	1	0Bh	
0BH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	12.4.6
	2 nd Parameter	Х	MY	MX	MV	ML	RGB	МН	D1	D0	00h	
	Read Display Pixel Format	Х	0	0	0	0	1	1	0	0	0Ch	
0CH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	12.4.7
	2 nd Parameter	Х	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	06h	
	Read Display Image Mode	Х	0	0	0	0	1	1	0	1	0Dh	
0DH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	12.4.8
	2 nd Parameter	Х	VSSON	D6	INVON	D4	D3	GCS2	GCS1	GCS0	00h	
	Read Display Signal Mode	х	0	0	0	0	1	1	1	0	0Eh	
0EH	1 st Parameter	х	х	х	х	х	х	х	х	х	Х	14.2.9
	2 nd Parameter	х	D7	D6	HSON	VSON	PCKON	DEON	D1	D0	00h	
	Read Display Signal Mode	х	0	0	0	0	1	1	1	1	0Fh	
0FH	1 st Parameter	х	Х	х	х	х	х	х	х	х	х	14.2.10
	2 nd Parameter	х	RELD	FUND	D5	D4	D3	D2	D1	D0	00h	



10H	Sleep In	Х	0	0	0	1	0	0	0	0	10h	14.2.11
11H	Sleep Out	х	0	0	0	1	0	0	0	1	11h	14.2.12
12H	Partial Mode On	х	0	0	0	1	0	0	1	0	12h	14.2.13
13H	Normal Display Mode On	х	0	0	0	1	0	0	1	1	13h	14.2.14
20H	Display Inversion Off	х	0	0	1	0	0	0	0	0	20h	14.2.15
21H	Display Inversion On	х	0	0	1	0	0	0	0	1	21h	14.2.16
26H	Gamma Set	х	0	0	1	0	0	1	1	0	26h	14.2.17
2011	1 st Parameter	х	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h	14.2.17
28H	Display Off	х	0	0	1	0	1	0	0	0	28h	14.2.18
29H	Display On	х	0	0	1	0	1	0	0	1	29h	14.2.19
	Column Address Set	х	0	0	1	0	1	0	1	0	2Ah	
	1 st Parameter	Х	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	-	
2AH	2 nd Parameter	х	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	-	14.2.20
	3 rd Parameter	х	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	-	
	4 th Parameter	х	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-	
	Page Address Set	х	0	0	1	0	1	0	1	1	2Bh	
	1 st Parameter	Х	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	-	
2BH	2 nd Parameter	Х	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	-	14.2.21
	3 rd Parameter	х	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	-	
	4 th Parameter	х	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	-	
	Memory Write	х	0	0	1	0	1	1	0	0	2Ch	
2CH	1 st Parameter	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-	14.2.22
	:	х	:	:	:	:	:	:	:	:	:	
	N th Parameter	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-	
	Color Setting for 4K, 65K and 262K	х	0	0	1	0	1	1	0	1	2Dh	
	1 st Parameter	х	х	х	R005	R004	R003	R002	R001	R000	-	
	:	х	х	х	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-	
	32 nd parameter	х	х	х	R315	R314	R313	R312	R311	R310	-	
2DH	33 rd Parameter	х	х	х	G005	G004	G003	G002	G001	G000	-	14.2.23
	:	х	х	х	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	-	
	96 th Parameter	х	х	х	G635	G634	G633	G632	G631	G630	-	
	97 th Parameter	х	х	х	B005	B004	B003	B002	B001	B000		
	:	х	х	х	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	-	
	128 th Parameter	х	х	x	B315	B314	B313	B312	B311	B310	-	



	Memory Read	x	0	0	1	0	1	1	1	0	2Eh	
	1 st Parameter	х	х	x	x	x	x	х	х	x	-	
2EH	2 nd Parameter	x	D17	D16	D15	D14	D13	D12	D11	D10	1	14.2.24
	:	х	:	:	:	:	:	:	:	:	-	
	N th Parameter	х	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	i	
	Partial Area	х	0	0	1	1	0	0	0	0	30h	
	1 st Parameter	x	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	1	
30H	2 nd Parameter	х	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	-	14.2.25
	3 rd Parameter	х	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	-	
	4 th Parameter	х	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	-	
	Vertical Scrolling	x	0	0	1	1	0	0	1	1	33h	
	Definition											
	1 st Parameter	х	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8	-	
	2 nd Parameter	х	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	-	
33H	3 rd Parameter	x	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8	-	14.2.26
	4 th Parameter	х	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	-	
	4 th Parameter 5 th Parameter	x x	VSA7 BFA15	VSA6 BFA14	VSA5 BFA13	VSA4 BFA12	VSA3 BFA11	VSA2 BFA10	VSA1 BFA9	VSA0 BFA8	-	
34H	5 th Parameter	х	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8	-	14.2.27
	5 th Parameter 6 th Parameter	x	BFA15 BFA7	BFA14 BFA6	BFA13 BFA5	BFA12 BFA4	BFA11 BFA3	BFA10 BFA2	BFA9	BFA8	-	
34H 35H	5 th Parameter 6 th Parameter Tearing Effect Line Off	x x	BFA15 BFA7	BFA14 BFA6	BFA13 BFA5	BFA12 BFA4	BFA11 BFA3	BFA10 BFA2	BFA9 BFA1	BFA8 BFA0	- - 34h	14.2.27
35H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On	x x x x	BFA15 BFA7 0	BFA14 BFA6 0	BFA13 BFA5 1	BFA12 BFA4 1	BFA11 BFA3 0	BFA10 BFA2 1	BFA9 BFA1 0	BFA0 0 1	- - 34h	14.2.28
	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On	x	BFA15 BFA7 0 x	BFA14 BFA6 0 x	BFA13 BFA5 1 1 x	BFA12 BFA4 1 1 x	BFA11 BFA3 0 0 x	BFA10 BFA2 1 1 x	BFA9 BFA1 0 x	BFA0 0 1 M	- 34h 35h	
35H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter Vertical Scrolling Start	x x x x x x	BFA15 BFA7 0 0 x	BFA14 BFA6 0 0 x	BFA13 BFA5 1 1 x	BFA4 1 1 x	BFA11 BFA3 0 0 x	BFA10 BFA2 1 1 x	BFA9 BFA1 0 x 1	BFA0 0 1 M 0	- 34h 35h 00h 36h	14.2.28
35H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter	x x x x x x x	BFA15 BFA7 0 0 x 0 MY 0 SSA	BFA14 BFA6 0 0 x 0 MX 0 SSA	BFA13 BFA5 1 1 x 1 MV 1 SSA	BFA12 BFA4 1 1 x 1 ML 1 SSA	BFA11 BFA3 0 0 x 0 RGB 0 SSA	BFA10 BFA2 1 1 x 1 MH 1 SSA	BFA9 BFA1 0 0 x 1 x 1 SSA	BFA8 BFA0 0 1 M 0 x 1 SSA	- 34h 35h 00h 36h	14.2.28
35H 36H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter Vertical Scrolling Start Address 1 st Parameter	x x x x x x x	BFA15 BFA7 0 0 x 0 MY	BFA14 BFA6 0 0 x 0 MX	BFA13 BFA5 1 1 x 1 MV	BFA12 BFA4 1 1 x 1 ML	BFA11 BFA3 0 0 x 0 RGB	BFA10 BFA2 1 1 x 1 MH	BFA9 BFA1 0 x 1 x	BFA8 BFA0 0 1 M 0 x	- 34h 35h 00h 36h 00h 37h	14.2.28
35H 36H 37H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter Vertical Scrolling Start Address 1 st Parameter 2 nd Parameter	x x x x x x x x x	BFA15 BFA7 0 0 x 0 MY 0 SSA 15 SSA 7	BFA14 BFA6 0 0 x 0 MX 0 SSA 14 SSA 6	BFA13 BFA5 1 1 x 1 MV 1 SSA 13 SSA 5	BFA12 BFA4 1 1 x 1 ML 1 SSA 12 SSA 4	BFA11 BFA3 0 0 x 0 RGB 0 SSA 11 SSA 3	BFA10 BFA2 1 1 x 1 MH 1 SSA 10 SSA 2	BFA9 BFA1 0 0 x 1 x 1 SSA 9 SSA 1	BFA8 BFA0 0 1 M 0 x 1 SSA 8 SSA 0	- 34h 35h 00h 36h 00h 37h 00h	14.2.29
35H 36H 37H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter Vertical Scrolling Start Address 1 st Parameter 2 nd Parameter Idle Mode Off	x x x x x x x	BFA15 BFA7 0 0 x 0 MY 0 SSA 15 SSA	BFA14 BFA6 0 0 x 0 MX 0 SSA 14 SSA	BFA13 BFA5 1 1 x 1 MV 1 SSA 13 SSA	BFA12 BFA4 1 1 x 1 ML 1 SSA 12 SSA	BFA11 BFA3 0 0 x 0 RGB 0 SSA 11 SSA	BFA10 BFA2 1 1 x 1 MH 1 SSA 10 SSA	BFA9 BFA1 0 0 x 1 x 1 SSA 9 SSA	BFA8 BFA0 0 1 M 0 x 1 SSA 8 SSA	- 34h 35h 00h 36h 00h 37h	14.2.28 14.2.29 14.2.30
35H 36H 37H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter Vertical Scrolling Start Address 1 st Parameter 2 nd Parameter	x x x x x x x x x	BFA15 BFA7 0 0 x 0 MY 0 SSA 15 SSA 7	BFA14 BFA6 0 0 x 0 MX 0 SSA 14 SSA 6	BFA13 BFA5 1 1 x 1 MV 1 SSA 13 SSA 5	BFA12 BFA4 1 1 x 1 ML 1 SSA 12 SSA 4	BFA11 BFA3 0 0 x 0 RGB 0 SSA 11 SSA 3	BFA10 BFA2 1 1 x 1 MH 1 SSA 10 SSA 2	BFA9 BFA1 0 0 x 1 x 1 SSA 9 SSA 1	BFA8 BFA0 0 1 M 0 x 1 SSA 8 SSA 0	- 34h 35h 00h 36h 00h 37h 00h	14.2.29
35H 36H 37H	5 th Parameter 6 th Parameter Tearing Effect Line Off Tearing Effect Line On 1 st Parameter Memory Access Control 1 st Parameter Vertical Scrolling Start Address 1 st Parameter 2 nd Parameter Idle Mode Off	x x x x x x x x x x	BFA15 BFA7 0 0 x 0 MY 0 SSA 15 SSA 7	BFA14 BFA6 0 0 x 0 MX 0 SSA 14 SSA 6	BFA13 BFA5 1 1 x 1 MV 1 SSA 13 SSA 5 1	BFA12 BFA4 1 1 x 1 ML 1 SSA 12 SSA 4 1	BFA11 BFA3 0 0 x 0 RGB 0 SSA 11 SSA 3	BFA10 BFA2 1 1 x 1 MH 1 SSA 10 SSA 2 0	BFA9 BFA1 0 0 x 1 x 1 SSA 9 SSA 1 0	BFA8 BFA0 0 1 M 0 x 1 SSA 8 SSA 0 0	- 34h 35h 00h 36h 00h 37h 00h 38h	14.2.28 14.2.29 14.2.30



	France Bate Control (In											
	Frame Rate Control (In normal mode/Full colors)		1	0	1	1	0	0	0	1	B1h	
B1H	1 st Parameter		х	х	х	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	х	14.2.37
	2 nd Parameter		х	х	VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	х	
	Frame Rate Control(In		1	0	1	1	0	0	1	0	B2h	
B2H	Idle mode/8-colors)		'	U	'	'	0	U	'	0	DZII	14.0.00
В∠П	1 st Parameter		х	х	х	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	х	14.2.38
	2 nd Parameter		х	х	VPB5	VPB4	VPB3	VPB2	VPB1	VPB0	х	
	Frame Rate Control(In		4	0	1	1	0	0	1	1	B3h	
взн	Partial mode/full colors)		1	0	'	'	0	0	'		DOIT	14.2.39
D311	1 st Parameter		х	х	х	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	х	14.2.59
	2 nd Parameter		х	х	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	х	
В4Н	Display Inversion Control	х	1	0	1	1	0	1	0	0	B4h	14.2.40
5411	1 st Parameter	х	0	0	0	0	0	NLA	NLB	NLC	02H	14.2.40
	RGB Interface Blanking Porch setting	х	1	0	1	1	0	1	0	1	B5h	
В5Н	1 st Parameter	х	х	x	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	08h	14.2.41
	2 nd Parameter	х	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	03h	
	3 rd Parameter	х	х	x	х	х	х	х	VBP9	VBP8	00h	
	Display Function Set	х	1	0	1	1	0	1	1	0	B6h	
В6Н	1 st Parameter		х	х	NO1	NO0	SDT1	SDT0	EQ1	EQ2	06h	14.2.41
	2 nd Parameter		х	х	x	х	x	PTG0	PT1	PT0	02h	
в7Н	Source Driver Direction Control	х	1	0	1	1	0	1	1	1	B7h	14.2.42
	1 st Parameter	х	0	0	0	0	0	0	0	CRL	00h	
ввн	Gate Driver Direction Control	х	1	0	1	1	1	0	0	0	B8h	14.2.43
Don	1 st Parameter	х	0	0	0	0	0	0	0	СТВ	00h	14.2.40
	Power_Control1	х	1	1	0	0	0	0	0	0	C0h	
СОН	1 st Parameter	х	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0	х	14.2.44
	2 nd Parameter	Х	0	0	0	0	0	VC2	VC1	VC0	02h	
0411	Power_Control2	х	1	1	0	0	0	0	0	1	C1h	140.45
C1H	1 st Parameter			0	0	0		BT2			07h	14.2.45



		1				1						
C2H	Power_Control3	Х	1	1	0	0	0	0	1	0	C2h	14.2.46
02	1 st Parameter	х	0	0	0	0	0	APA2	APA1	APA0	00h	11.2.10
СЗН	Power_Control4	х	1	1	0	0	0	0	1	1	C3h	14.2.47
CSIT	1 st Parameter	х	0	0	0	0	0	APB2	APB1	APB0	00h	14.2.47
C4H	Power_Control 5	х	1	1	0	0	0	1	0	0	C4h	14.2.48
0411	1 st Parameter	х	0	0	0	0	0	APC2	APC1	APC1	01h	14.2.40
	VCOM_Control 1	х	1	1	0	0	0	1	0	1	C5h	
С5Н	1 st Parameter	х	х	VMH 6	VMH 5	VMH 4	VMH 3	VMH 2	VMH 1	VMH 0	-	14.2.49
	2 nd Parameter	х	0	VML6	VML 5	VML 4	VML 3	VML 2	VML 1	VML 0	-	
	VCOM_Control 2	х	1	1	0	0	0	1	1	0	C6h	
C6H	1 st Parameter	х	0	0	VMA 5	VMA 4	VMA 3	VMA 2	VMA 1	VMA 0	13h /06 h	14.2.50
С7Н	VCOM Offset Control	х	1	1	0	0	0	1	1	1	C7h	14.2.51
СЛП	1 st Parameter	0	nVM*	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0	40h	14.2.51
	Write ID4 Value	х	1	1	0	1	0	0	1	1	D3h	
	1 st Parameter	х	х	х	х	х	х	х	х	х	х	
D3H	2 nd Parameter	х	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410	91h	14.2.52
	3 rd Parameter	х	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420	63h	14.2.52
	4 th Parameter	х	х	х	х	х	ID433	ID432	ID431	ID430	00h	
	5 th Parameter	х	х	х	х	х	х	х	х	х	х	
	NV Memory Function Controller(1)	х	1	1	0	1	1	0	1	0	D5h	
D5H	1 st Parameter	х	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20	00h	14.2.53
	2 nd Parameter	х	OTP_ BS	0	0	0	OTP_ VMF3	OTP_ VMF2	OTP_ VMF1	OTP_ VMF0	00h	
	NV Memory Function Controller(2)	х	1	1	0	1	1	0	1	0	D6h	14.2.54
D6H	1 st Parameter	х	OTP_ D[7]	OTP_D [6]	OTP_ D[5]	OTP_ D[4]	OTP_ D[3]	OTP_ D[2]	OTP_ D[1]	OTP_D [0]	00h	
	2 nd Parameter	х	0	0	0	0	0	0	OTP_ TP[1]	OTP_ TP[0]	00h	
D7H	NV Memory Function Controller(3)	x	1	1	0	1	1	0	1	0	D7h	14.2.55
	1 st Parameter	х	0	1	0	1	0	1	0	1	55h	
	2 nd Parameter	х	1	0	1	0	1	0	1	0	AAh	
	•											



		1	ı	ĺ		l	ı	1	1	ı		
	3 rd Parameter	х	0	1	1	0	0	1	1	0	66h	
	Read ID1	х	1	1	0	1	1	0	1	0	DA h	
DAH	1 st Parameter	х	х	Х	х	х	х	х	х	х	х	14.2.34
	2 nd Parameter	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h	
	Read ID2	х	1	1	0	1	1	0	1	1	DB h	
DBH	1 st Parameter	х	х	х	х	х	х	х	х	х	х	14.2.35
	2 nd Parameter	х	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h	
	Read ID3	х	1	1	0	1	1	1	0	0	DC h	
DCH	1 st Parameter	х	х	х	х	х	х	х	х	х	х	14.2.36
	2 nd Parameter	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h	
	Positive Gamma Correction Setting		1	1	1	0	0	0	0	0	E0h	
	1 st Parameter		х	х			VP6	3[5:0]	•	•	-	
	2 nd Parameter		х	х			VP62	2[5:0]			-	
	3 rd Parameter		х	х			VP6	1[5:0]			-	
	4 th Parameter		х	х			VP59	9[5:0]			-	
	5 th Parameter		х	х			VP5	7[5:0]			-	
	6 th Parameter		х	х	х		,	VP50[4:0)]		-	
E0H	7 th Parameter		х			,	VP43[6:0]			-	14.2.57
	8 th Parameter			VP27	7[3:0]			VP3	6[3:0]		ı	
	9 th Parameter		х				VP20[6:	0]			-	
	10 th Parameter		х	х			VP1	3[5:0]			1	
	11 st Parameter		х	х			VP6	6[5:0]			ı	
	12 nd arameter		х	х			VP4	[5:0]			-	
	13 rd Parameter		х	х			VP2	2[5:0]			1	
	14 th Parameter		х	х			VP1	[5:0]			-	
	15 th Parameter		х	х			VP0	[5:0]			-	
E1H	Negative Gamma Correction Setting		1	1	1	0	0	0	0	1	E1h	14.2.58
	_						\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					
	1 st Parameter		X	X				[5:0]			-	
	2 nd Parameter		x	x	VN1[5:0]					-		
	3 rd Parameter		×	X		VN2[5:0]					-	
	4 th Parameter 5 th Parameter		×	x	-			[5:0]			-	
			X	×	х			S[5:0]	N1		-	
	6 th Parameter		ı ^	_ ^	, ,		· · · · · · · · · · · · · · · · · · ·	VN13[4:0	ני			





	7 th Parameter	х			\	/N20[6:0]			-	
	8 th Parameter	١	/N36[3:0]			VN27	[3:0]			-	
	9 th Parameter	Х			,	/N43[6:0]			-	
	10 th Parameter	х	Х			VN50	0[5:0]			1	
	11 st Parameter	х	Х			VN5	7[5:0]			1	
	12 nd arameter	Х	х			VN5	9[5:0]			-	
	13 rd Parameter	х	х			VN6	1[5:0]			-	
	14 th Parameter	х	х			VN62	2[5:0]			-	
	15 th Parameter	х	Х			VN6	3[5:0]			-	
	GAM_R_SEL	1	1	1	1	0	0	1	0	F2h	
F2H	1 st Parameter	х	х	х	х	х	х	х	GAM_ R_SEL	Writ e	14.2.59





14.2 Command Description

14.2.1 NOP (00h)

00H					NOP	(No Op	eration)						
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	0	0	0	0	0	0	00
Parameter	NO PARA	METER			•			•	•		•	•	
Description		Frame Mei ls.		mand; it does r or Read as des		•							to
Restriction	None												
Register Availability			-	Normal Mode (Normal Mode (Partial Mode (Partial Mode (On, Idle	Mode Of Mode Of Mode Or	n, Sleep f, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes	ty			
Default					Status er On Se SW Res HW Res	quence	1	ult Value N/A N/A					
Flow Chart	None												





14.2.2 Software Reset (01h)

01H				5	SWRESE	ET (Soft	ware Re	set)					
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	0	0	0	1	01
Parameter	NO PARA	METER	<u>I</u>	1	I	I.	<u> </u>					<u> </u>	<u> </u>
	When the	Software F	Reset comm	nand is written,	it cause:	s softwa	re reset.	It rese	ts the com	nmands	and para	ameters	to their
	S/W Rese	t default va	alues. (See	default tables i	n each c	ommano	d descrip	tion.)					
Description	Note: The	Frame Me	emory conte	ents are affected	d by this	commar	nd.						
	X = Don't	care											
			Į		Stat				Availabilit	У			
				Normal Mode					Yes				
Register				Normal Mode					Yes				
Availability				Partial Mode (Yes				
				Partial Mode (On, Idle I	Mode Or	n, Sleep	Out	Yes				
				Sleep In					Yes				
				Status		Defaul	t Value						
Default				Power On Sec	quence	N	/A						
Delault				SW Res	et	N	/A						
				HW Res	et	N	/A						
Flow Chart	Set	Display	whole blands to S/W	nk screen Default Vaule							Display Action Mode	er y]






14.2.3 Read Display Identification Information (04h)

04H				RD	DIDIF (R	ead Disp	lay Identi	ification I	nformatio	on)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	0	0	0	1	0	0	04	
1 st														
Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2 nd					15.7	15.46	15.45	15	15.46	ID. (a		ID. (a		
Parameter	1	1	1	Х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h	
3 rd	_		4		ID07	IDaa	IDor	ID04	IDoo	IDOO	IDO4	IDOO	0.01-	
Parameter	1	1	1	Х	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h	
4 th	_		4		ID07	IDaa	IDor	ID0.4	IDoo	IDaa	IDO4	IDaa	0.01-	
Parameter	1	1	1	Х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h	
	This rea	d byte retu	ırns 24-b	it display i	dentificat	ion inform	ation.	•		•	•	•	•	
	The 1 st l	Parameter	is dumm	y read.										
	The 2 nd	Parameter	r (ID17 to	ID10): LC	D modul	e's manuf	acture ID							
	The 3 rd	Parameter	(ID27 t	to ID20): L	.CD modu	ule/driver	version ID)						
Description	The 4 th	Parameter	(ID37 t	to ID30): L	.CD modu	ule/driver v	ersion ID)						
	Note: C	ommands	RDID1/2	/3(DAh, D	Bh, DCh)	read data	correspo	and to the	paramete	ers 2,3,4 o	f commar	nd 04h,		
	respecti			, ,	,		·							
	,	•												
Restriction	_													
						Statu	S		Availa	bility				
Deviates				Norm	nal Mode	On, Idle N	∕lode Off,	Sleep Ou	t Ye	:S				
Register						On, Idle N								
Availability						On, Idle M On, Idle M								
				Slee		On, lale iv	iode On,	Sieep Oui	Ye Ye					
				Olcc	γ 				10	.5				
	Note: ID	1 can be		Status				Default V	alue			modified by me		
						ID1		ID2		ID3				
Dofoult	option					54h	1	80h		66h	1			
Default	option			er On Sequ										
Default	option			er On Sequ SW Reset HW Reset	t	54h 54h		80h 80h		66h 66h				









14.2.4 Read Display Status (09h)

09H				RE	DDIDIF (R	ead Disp	lay Identi	fication I	nformatio	on)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	х	BOTSON	MY	MX	MV	ML	RGB	МН	ST24	х
3 rd Parameter	1	1	1	х	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	х
4 th Parameter	1	1	1	х	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	х
5 th Parameter	1	1	1	х	GCS1	GCS0	TELOM	HSON	VSON	PCKON	DEON	ST0	х

This command indicates the current status of the display as described in the table below:


	Bit	Description	Value
	BSTON	Booster Voltage Status	"1"=Booster on,"0"=Booster off
	MY	Row Address Order(MY)	"1"=Decrement, (Bottom to Top, when MADCTL(36h) D7='1')
			"0"=Increment, (Top to Bottom, when MADCTL(36h) D7='0')
	MX	Column Address Order(MX)	"1"=Decrement, (Right to Left, when MADCTL(36h) D6='1')
			"0"=Increment, (Left to Right, when MADCTL(36h) D6='0')
	MV	Row/Column Exchange(MV)	"1"=Row/column exchange, (when MADCTL (36h) D5='1')
			"0"=Normal (MV=0), (when MADCTL(36h)D5='0')
	ML	Vertical refresh Order(ML)	"1"=Decrement, (LCD refresh Bottom to Top, when
			MADCTL(36h)D4='1')
			"0"=Increment, (LCD refresh Top to Bottom, when
Description			MADCTL(36h)D4='0')
	RGB	RGB/BGR Order(RGB)	"1"=BGR,(When MADCTL(36h)D3='1')
			"0"=RGB,(When MADCTL(36h)D3='0')
	МН	Horizontal refresh Order(MH)	"1"=Decrement, (LCD refresh Right to Left, when MADCTL(36h)
			D2='1')
			"0"=Increment, (LCD refresh Left to Right, when MADCTL(36h)
			D2='0')
	ST24	Not Used	
	ST23	Not Used	
	IFPF2	Interface Color Pixel Format	"011"=12-bit/pixel
	IFPF1	Definition	"101"=16-bit/pixel
	IFPF0		"110"=18-bit/pixel
	IDMON	Idle Mode On/Off	"1"=On,"0"=Off





	PTLON	Partial Mode O	n/Off	"1"=On,"0"=Off		
	SLOUT	Sleep In/Out		"1"=On,"0"=Off		
	NORON	Display Normal	Mode On/Off	"1"=Normal Display, "0"=	Normal Display Off	
	VSSON	Vertical Scrollin	g Status	"1"=Scroll on,"0"=Scroll o	off	
	ST14	Horizontal Scro	Il Status	"0"		
	INVON	Inversion Status	3	"1"=On, "0"=Off		
	ST12	All Pixels On(N	ot Used)	"0"		
	ST11	All Pixels On(N	ot Used)	"0"		
	DISON	Display On/Off		"1"=On, "0"=Off		
	TEON	Tearing effect li	ne on/off	"1"=On, "0"=Off		
	GCS2	Gamma Curve	Selection	"000"=GC0		
				"001"=GC1		
				"010"=GC2		
				"011"=GC3		
				"100" to "111" = Not defin	ned	
	GCS1					
	GCS					
	TELOM	Tearing effect li	ne mode	"0"=mode1,"1"=mode2		
	STO	For Future Use		"0"		
	Note: For B	Bits ST30 to ST28	, also refer to Section	n 8-11		
			Normal Mode Or	Status n, Idle Mode Off, Sleep Out	Availability Yes	
Register				n, Idle Mode On, Sleep Out	Yes	
Availability				, Idle Mode Off, Sleep Out	Yes	
			Partial Mode On	n, Idle Mode On, Sleep Out	Yes	
			Sleep In		Yes	
	C+	tatus		Default Value(ST	31 to ST0)	
	31	latus	ST[31-24]	ST[23-16]	ST[15-8]	ST[7-0]
Default	Power O	n Sequence	0000-0000	0110-0001	0000-0000	0000-0000
	SW	Reset	0xxx-xxx0	0xxx-0001	0000-0000	0000-0000
		Reset	0000-0000	0110-0001	0000-0000	0000-0000









14.2.5 Read Display Power Mode (0Ah)

0AH					RDI	DPM (Rea	d Displa	y Power	Mode)				
Inst / Para	D/C X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	1	0	0Ah
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	Х
2 nd Parameter	1	1	1	х	D7	D6	D5	D4	D3	D2	D1	D0	08h
			indicates		nt status o	of the disp	lay as de			below:		1	
	Bit			scription					alue				
	D7		ster Volta					Booster or			•		
	D6		Mode On					Mode Or					
Description	D5		ial Mode	On/Off				Mode or			Оп		
	D4		ep In/Out	al Mada C)~/O#			=Sleep O					
	D3		olay Norm		JII/OII			nal Displa Display Or			ay		
	D1		Defined	!!			1 =L		to '0'	Jiay Oli			
	DO		Defined						to '0'				
Register Availability				Norr Par Par	mal Mode mal Mode tial Mode tial Mode ep In	On, Idle On, Idle N	Mode On. Mode Off,	Sleep Ou Sleep Ou	ut Y it Y it Y	es es es es			
Default				Po	Stat wer On Se SW R HW R	equence eset	0000	1000(08 1000(08 1000(08	h) h)	D0)			
Flow Chart		R	DDPM(0Ah			RI	DDPM(0Ah		Host vriver		Se	Command Parameter Display Action Mode	





14.2.6 Read Display MADCTL (0Bh)

0BH		RDDMADCTL (Read Display MADCTL)													
	D/CX	RDX	WRX	D17-0	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	0	0	0	0	1	0	1	1	0Bh		
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	Х		
2 nd Parameter	1	1	1	Х	D7	D6	D5	D4	D3	D2	D1	D0	00h		
	_														

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value
	D7	Page Address Order	"1"=Decrement, "0"=Increment
	D6	Column Address Order	"1"=Decrement, "0"=Increment
	D5	Page/Column Order	"1"=Row/column exchange(MV=1) "0"=Normal(MV=0)
Description	D4	Line Address Order	"1"=LCD Refresh Bottom to Top "0"=LCD Refresh Top to Bottom
	D3	RGB/BGR Order	"1"=BGR, "0"=RGB
	D2	Display Data Latch Order	"1"=LCD Refresh right to left "0"=LCD Refresh left to right
	D1	Switching between Segment outputs and RAM	Set to '0'
	D0	Switching between Common outputs and RAM	Set to '0'

Register

Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value(D7 to D0)
Power On Sequence	0000_0000(00h)
SW Reset	No Change


Serial I/F Mode

RDDMADCTR(0Bh)

Host

Dummy Read

Send D[7:0]







14.2.7 Read Display Pixel Format (0Ch)

14.2.7 Re						<u> </u>	(Read	Display CC	I MOD)						
	D/C														
	X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	0	0	0	0	1	1	0	0	0Ch		
1 st Parameter	1	1	1	х	Х	Х	х	х	Х	х	х	х	Х		
2 nd Parameter	1	1	1	х	VIPF3	VIPF2	VIPF	1 VIPF0	D3	IFPF2	IFPF1	IFPF0	66h		
	This	comman	d indicates	the curre	nt status o	of the disp	lay as	described in	the table	below:					
	E	3it		Des	cription				V	alue					
	-		VIPF3				L	0101 = 16 b	oit/pixel (1	time data	transfer)				
	RGB Interface Color Format														
			VIPF1				·	0110 = 18 bit/pixel (1 time data transfer) 1110 = 18 bit/pixel (3 times data transfer)							
Description	D4 VIPF0 The other = no									ed					
	D3 D3 "0" (Not used								•						
		D2 IFPF2 "011"=12 bit/pixe "101"=16 bit/pixe "101"=16 bit/pixe													
		Control Interface Color Format							-						
		00	IFPF 0					"110"=18 bi The others	•	nad					
Register Availability Default				Nor Par Par Slee	mal Mode tial Mode	On, Idle Non, Id	Mode C Mode C Mode C	0110_0110	ut Y ut Y t Y t Y t Y t Y t Y t Y t H A t Value (18bit/pix.						
Flow Chart		RDI	DCOLMOD(0			Paralle	OLMOD mmy Rea	Mode (OEh) H Dr ad	ost			Legend command Parameter Display Action Mode			





14.2.8 Re						NA /5	. D:	Image Mo	11						
0DH				ode)		l									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	0	0	0	0	1	1	0	1	0Dh		
1 st															
Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
2 nd															
Parameter	1	1	1	Х	D7	D6	D5	D4	D3	D2	D1	D0	00h		
								I			I				
	Bit	De	scription			Val	ue								
	D7	Ve	rtical Scro	lling On/O	off	"1"=	"1"=Vertical scrolling is On, "0"=Vertical scrolling is Off								
	D6	Но	rizontal So	crolling Or	n/Off	"0"(Not used))							
	D5	Inv	ersion On	/Off		"1"=	Inversion	n is On, "0"	'=Inversio	n is Off					
	D4	All	Pixels On				(Not used								
Description	D3		Pixel Off				Not used								
·	D2						<u> </u>	"001"=GC	1: "010"=0	GC2: "011	1"=GC3				
	D1	Ga	mma Cur	ve Selection	าท			" = Not de		o.o_, o	0.00				
	-														
	D0														
	D0														
	D0														
	D0					Chahu			Aveile	L:lia.					
	D0			Norm	al Mode (Statu:		Sleep Out	Availa Ye						
Register	D0					On, Idle M	lode Off, S	Sleep Out Sleep Out	Ye Ye	es es					
_	D0			Norm Parti	al Mode (al Mode C	On, Idle M On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S	Sleep Out Sleep Out	Ye Ye Ye	es es					
	D0			Norm Parti	al Mode (al Mode (al Mode (On, Idle M On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S	Sleep Out Sleep Out	Ye Ye Ye	es es es					
_	DO			Norm Parti	al Mode (al Mode (al Mode (On, Idle M On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S	Sleep Out Sleep Out	Ye Ye Ye	es es es					
_	DO			Norm Parti	al Mode (al Mode (al Mode (On, Idle M On, Idle M On, Idle M On, Idle M	lode Off, Sode Off, Sode Off, Sode On, S	Sleep Out Sleep Out	Y 6	es					
Availability	DO			Norm Parti Parti Sleep	al Mode C al Mode C al Mode C o In Statu er On Sec	On, Idle M On, Idle M On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S ode On, S	Sleep Out Sleep Out Sleep Out ault Value	Y 6	es					
Availability	DO			Norm Parti Parti Sleep	al Mode (al Mode (al Mode (o In Statu	On, Idle M On, Idle M On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S ode On, S	Sleep Out Sleep Out Sleep Out	Y 6	es					
Availability	DO	Seria	l I/F Mo	Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	On, Idle M On, Idle M On, Idle M On, Idle M S s	lode Off, S lode On, S ode Off, S ode On, S	Sleep Out Sleep Out Sleep Out Sleep Out ault Value 0000_000	Y 6	es	Le	gend			
Register Availability Default	DO	Seria	l I/F Mo	Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	On, Idle M On, Idle M On, Idle M On, Idle M S s	lode Off, S lode On, S ode Off, S ode On, S	Sleep Out Sleep Out Sleep Out Sleep Out ault Value 0000_000	Y 6	es	Le	gend			
Availability	DO			Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	On, Idle M On, Idle M On, Idle M On, Idle M S quence	lode Off, Sode On, So	Sleep Out Sleep Out Sleep Out Sleep Out ault Value 0000_000	Y 6	es		gend			
Availability	DO		1 I/F Mod	Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	On, Idle M On, Idle M On, Idle M On, Idle M S quence	lode Off, S lode On, S ode Off, S ode On, S	Sleep Out Sleep Out Sleep Out Sleep Out O000_000	Ye Ye Ye Ye Ye Ye O(00h)	es	con		₁		
Availability Default	D0			Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	On, Idle M On, Idle M On, Idle M On, Idle M S quence	lode Off, Sode On, So	Sleep Out Sleep Out Sleep Out ault Value 0000_000 0000_000	Ye	es	Com	nmand			
Availability	D0	F	RDDID(0Dh)	Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	Dn, Idle M Dn, Idle M Dn, Idle M Dn, Idle M Sequence	I/F Mod	Sleep Out Sleep Out Sleep Out Sleep Out O000_000	Ye	es	Com Para Di	nmand	₁		
Availability Default	D0	F		Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	Dn, Idle M Dn, Idle M Dn, Idle M Dn, Idle M Sequence	lode Off, Sode On, So	Sleep Out Sleep Out Sleep Out ault Value 0000_000 0000_000	Ye	es	Para Di	nmand ameter splay ction	7		
Availability Default	D0	F	RDDID(0Dh)	Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	Dn, Idle M Dn, Idle M Dn, Idle M Dn, Idle M Sequence	I/F Mod	Sleep Out Sleep Out Sleep Out ault Value 0000_000 0000_000	Ye	es	Para Di	nmand nmeter splay	7		
Availability Default	D0	F	RDDID(0Dh)	Norm Parti Parti Sleep Pow SW	al Mode C al Mode C al Mode C o In Statu er On Sec	Dn, Idle M R Dn, Idle M	I/F Mod	Sleep Out Sleep Out Sleep Out ault Value 0000_000 0000_000	Ye	es	Con Para Di Ad	nmand ameter splay ction	7		





14.2.9 Read Display Signal Mode (0Eh)

14.2.3 N		iopiuy	Oigilia	ii iviou									
0EH								Signal M					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	1	1	0	0Eh
1 st	_		_										
Parameter	1	1	1	X	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd	_		_		57	9	D.F.	D.4	D.0	Do	D.4	D.0	001
Parameter	1	1	1	Х	D7	D6	D5	D4	D3	D2	D1	D0	00h
	This so	mmand in	diaataa th	o ourront	atatua af t	ha dianla	, aa daaa	ribad in th	a tabla ba	Javen			
				e current :	status of t			ribed in th	e lable be	HOW.			
	Bit	Descript		0 0 n / O ff		Value		<u> </u>					
	D7		Effect Lin				n, "0"=Of						
	D6		Effect Lin		0 / 0"		ode1, "1"						
Description	D5			RGB I/F)			n, "0"=Of						
	D4			BB I/F) On			n, "0"=Of						
	D3				On / Off		n, "0"=Of						
	D2			RGB I/F)	On / Off	"1"=O	n, "0"=Of	İ					
	D1	Not Use											_
	D0	Not Use	d										
						<u> </u>			1				
						Status		0. 0.	Availa				
								Sleep Out					
Register								Sleep Out					
Availability								Sleep Out					
						on, iale ivi	ode On, 8	Sleep Out					
				Sleep) IN				Ye	es			
					Statu	s	Def	ault Value	e(D7 to D	0)			
Default				Pow	er On Sec	quence		0000_000	00(00h)				
				SW	Reset			0000_000	00(00h)				
		Carial	I/E Mad	اما		D 11 - 1	I/E M.	1.		Г			1
		Seriai	I/F Mod	ie		Parallel	1/F M00	ie		į	L	egend	
				—				_		i			7 !
					Γ					1	co	mmand	」 ¦
		RI	DDID(0Eh)			RDD	PM(0Eh)			į	Pa	rameter	7 ¦
					L			Но	st	į		·1	\
Flow Chart							Ţ	Driv	er			isplay	/ ¦
				7			·	7	01	1	\sim	Action	> ¦
		Sei	nd D[7:0]		/	/ Dum	my Read			į			
		<i>L</i>						_		I		Mode	ノ!
							\downarrow			1			
						/	D 17.01	7		į	Sequen	tial transfer)
					/	Send	D [7:0]	/		i_		_	"j
								,				-	





14.2.10 Read Display Signal Mode (0Fh)

0EH		-10 010	, e.g.		<u> </u>		ad Displa	y Signal	Mode)				
- ULII	D/C												
	X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	1	1	1	0Fh
1 st	1	↑	1	x	x	x	Х	x	x	x	x	x	х
Parameter		- '		^	^	^	^	^	^	^	^	^	^
2 nd	1	↑	1	x	D7	D6	D5	D4	D3	D2	D1	D0	00h
Parameter		'											
	This	command	indicates	the curre	nt status o	of the disp	olay as de	scribed in	the table	below:			
	Bit	Descr	ription			Val	ue						
	D7	Regis	ter Loadir	ng Detecti	on								
	D6	Funct	ionality D	etection									
Description	D5	Not U	sed			"0"							
Description	D4	Not U	sed			"0"							
	D3	Not U	sed			"0"							
	D2	Not U				"0"							
	D1	Not U				"0"							
	D0	Not U	sed			"0"							
						01-1			A !!	- I- 1114			
				Nau		Stat		Class O		ability			
Danistan								, Sleep O		'es 'es			
Register Availability								, Sleep Οι Sleep Οι		'es			
Availability								Sleep Ou		es 'es			
					ep In	On, lule i	vioue Ori,	Sieep Ot		es 'es			
				0.00	ор III				'	00			
					Stat		Do	efault Val	uo/D7 to	D0)			
Default				Po	wer On S		De		000(00h)	DU)			
Derault					V Reset	equence			000(00h)				
				30	v nesei			0000_0	000(0011)				
		Seria	1 I/F Mc	de		Parall	el I/F M	Iode			<u></u>		
												Legen	u _
											-	command	
			RDDID(0Fh)			D	DDPM(0Fh	,				Command	
		r	DDID(011)			K	DDFM(0FII		Hoot		_	Paramete	r/
		. – – –					:		Host		\perp	Display	
Flow Chart								D	river		>		=
Flow Chart		/	Send 2nd	/		/ ը	ummy Read	. /			<	Action	_>
			Parameter	/			unning recue	/			_	Mode	
											i \		
												equential tra	nefar
							Send 2nd				\	дасшан ца	115101
							Parameter	/			i		
Ì													





14.2.11 Sleep In (10h)

						SLP	IN (Slee	p In)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	X	0	0	0	1	0	0	0	0	10h
Parameter	No Para		ı	^	•	ŭ		<u> </u>		Ů	"		1011
raiametei	NO Fala	meter											
	This con	nmand ca	auses the	LCD mod	ule to ent	er the min	imum pov	wer consun	nption m	ode.			
Description	In this m	ode e.g.	the DC/D	C convert	er is stopp	ed, Intern	al oscilla	tor is stopp	ed, and	panel sca	anning is s	stopped.	
	MCU int	erface ar	nd memory	are still v	vorking a	nd the me	mory kee	ps its conte	ents.				
	This con	nmand h	as no effe	rt when m	ndule is a	already in o	sleen in r	node. Slee	n In Mod	e can on	lv he left h	ov the Slee	en Out
						-		ng next com				-	
Restriction				-									
	_						ry to wait	120msec	after sen	ding Slee	ep Out con	nmand (w	hen in
	Sleep In	Mode) b	efore Slee	p In com	mand can	be sent.							
						Status			Availa	bility			
Dogiotor				Norm	al Mode (On, Idle M	ode Off,	Sleep Out	Ye	s			
Register								Sleep Out	Ye				
Availability								Sleep Out	Ye				
				Sleep		in, late ivid	oue On, a	Sleep Out	Ye Ye				
Default				Pow	Statu er On Se			Default \					
					SW Re	set		Sleep In I	Mode				
					1 6	OL DIN							
	It takes	120msec	to get into	Sleep In	mode att	er SLPIN (command	d issued.					
	It takes	120msec	to get into	Sleep In	mode att	er SLPIN (command	d issued.		<u>-</u> -			;
	It takes	120msec	to get into	Sleep In	mode aft	er SLPIN (command	d issued.		Γ- 	Leg	gend	,
	It takes			Sleep In	mode att		▼	d issued.		 		gend	,
	It takes		splin	Sleep In	mode att	Stop	DC/DC	d issued.			com		7
	It takes			Sleep In	mode att	Stop	DC/DC	d issued.		F-	Para	mand	7
	It takes			o Sleep In	mode att	Stop	DC/DC	d issued.			Para	mand meter	7
Flow Chart		Display wh	SPLIN nole blank scr	reen	mode att	Stop	DC/DC	d issued.			Para Dis Ac	mand meter / play tion	7
Flow Chart		Display wh	SPLIN	reen DISP	mode att	Stop Con	DC/DC verter	d issued.			Para Dis Ac	mand meter /	7
Flow Chart		Display wh	SPLIN mole blank sci	reen DISP	mode att	Stop Con	DC/DC verter	d issued.			Para Dis Ac	mand meter / play tion	7
Flow Chart		Display wh	SPLIN mole blank sci	reen DISP	mode att	Stop Con	DC/DC verter	d issued.			Para Dis Ac	mand meter play tion ode	7
Flow Chart		Display wh (automatic l ON/OF	SPLIN nole blank scr No effect to I F command)	reen DISP	mode att	Stop Con	DC/DC verter	d issued.			Para Dis Ac	mand meter play tion ode	7
Flow Chart		Display wh (automatic l ON/OF	SPLIN nole blank scr No effect to I F command)	reen DISP	mode att	Stop Con Stop Osc	DC/DC verter	d issued.			Para Dis Ac	mand meter play tion ode	7
Flow Chart		Display wh (automatic l ON/OF	SPLIN nole blank scr. No effect to I Fr command)	reen DISP	mode att	Stop Con Stop Osc	DC/DC verter	d issued.			Para Dis Ac	mand meter play tion ode	7






14.2.12 Sleep Out (11h)

11H	SLPOUT (Sleep Out) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX															
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	х	0	0	0	1	0	0	0	1	11h			
Parameter	No Para	meter	•		•	•	•	•	•	•	•		•			
Descriptio n	This cor In this m	mmand tu node e.g.	rns off sle the DC/D	ep mode. C convert	er is enab	oled, Interi	nal oscilla	tor is star	ted, and p	anel scar	nning is st	arted.				
	This cor	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h).														
	Out Mod	Out Mode can only be left by the Sleep In Command (10h).														
	It will be	It will be necessary to wait 5 msec before sending next command; this is to allow time for the clock circuits to stabilize.														
	The disp	It will be necessary to wait 5 msec before sending next command; this is to allow time for the clock circuits to stabilize. The display module loads all display supplier's factory default values to the registers during this 120 msec and there														
	cannot b	The display module loads all display supplier's factory default values to the registers during this 120 msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is														
Restriction	done an	d when th	ne display	module is	s already	Sleep Ou	t –mode.									
	The disp	olay modu	ıle is doin	g self-dia(gnostic fu	nctions du	uring this 5	5msec. I	t will be n	ecessary	to wait 12	:0msec af	ter			
	sending	Sleep In	command	d (when in	Sleep O	ut mode) k	pefore Sle	ep Out co	ommand o	an be ser	nt.					
	This cor	nmand ha	as no effe	ct when m	nodule is a	already in	sleep out	mode.								
	Sleep O	ut Mode	can only b	e left by H	HW Reset	t, Software	e Reset (0)1h), Slee	p In (10h)	, or a NM	l event tri	gger.				
						Status	s		Availa	bility						
				Norm	al Mode (lode Off, S	Sleep Out								
Register				Norm	al Mode (On, Idle M	lode On, S	Sleep Out	Ye	s						
Availability				Parti	al Mode C	On, Idle M	ode Off, S	Sleep Out	Ye	s						
				Parti	al Mode C	On, Idle M	ode On, S	Sleep Out	Ye	s						
				Sleep	ln				Ye	S						
					Statu	s		Default	Value							
Default				Pow	er On Se	quence		Sleep In	Mode							
20.0011					SW Re	set		Sleep In								
					HW Re	set		Sleep In	Mode							
Flow Chart	It takes	120msec	to becom	e Sleep C	Out mode	after SLP	OUT com	mand issu	ued.							









14.2.13 Partial Mode On (12h)

12H	PTLON (Partial Mode On)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	0	1	0	0	1	0	12h	
Parameter	No Paramete	er												
Description	This commar To leave Par X = Don't car Note: If a cor	tial mode, re	the Norma	l Display On	comma	ınd (13h) should	I be writ	ten.		·	,		
Restriction	This commar	Note: If a command is written in a frame cycle, the command becomes effective from the next frame. This command has no effect during Partial mode is active.												
Register Availability			Norn Part	nal Mode Or nal Mode Or ial Mode On ial Mode On p In	, Idle M , Idle M	ode Off, ode Off,	, Sleep (Sleep (Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes	lity				
Default	Status Default Value Power On Sequence Normal Display Mode On SW Reset Normal Display Mode On HW Reset Normal Display Mode On													
Flow Chart	See Partial A	rea (30h)												





14.2.14 Normal Display Mode On (13h)

13H	PTLON (Partial Mode On) D/CY													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	Х	0	0	0	1	0	0	1	1	13h	
Parameter	No Parameter													
Description	This command returns the display to normal mode. Normal display mode on means Partial mode off and Scroll mode Off. Exit from NORON by the Partial mode On command(12h) X = Don't care Note: If a command is written in a frame cycle, the command becomes effective from the next frame. This command has no effect when Normal Display mode is active.													
Restriction	This command ha	as no effe	ct when No	rmal Displa	y mode	is active) .							
Register Availability			Normal Partial	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mod	le On, S e Off, S	leep Ou leep Ou	ut ut t	Yes Yes Yes Yes Yes Yes Yes	y				
Default	Status Default Value Power On Sequence Normal Display Mode On SW Reset Normal Display Mode On HW Reset Normal Display Mode On													
Flow Chart	See Partial Area	and Vertic	al Scrolling	Definition I	Descript	ions for	details	of when	to use	this con	nmand.			





14.2.15 Display Inversion Off (20h)

20H	PTLON (Partial Mode On)												
	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
Command	0	1	1	X	0	0	1	0	0	0	0	0	20h
Parameter	No Parameter												
Description	This command This command This command X = don't care	makes not	change of	f contents o	of frame				Displa	y Pan	el		
Restriction	This command	has no ef	fect when i	module is a	Iready ii	n invers	ion off r	mode.					
					Status				vailabil	ity			
		Normal Mode On, Idle Mode Off, Sleep Out							Yes				
Register	Normal Mode On, Idle Mode On, Sleep Out						ut	Yes					
Availability	Partial Mode On, Idle Mode Off, Sleep Out						ut	Yes					
	Partial Mode On, Idle Mode On, Sleep Out						ut	Yes					
			Sleep II	า					Yes				
Default				Status				ılt Valu					
		Power On Sequence Normal Displa											
		SW Reset Normal Display											
				HW Reset		Nori	mal Dis _l	play Mo	ode Off				
Flow Chart	Display Inversion On Mode INVOFF(20h) Display Inversion Off Mode						Legend command Parameter Display Action Mode Sequential transfer						





14.2.16 Display Inversion On (21h)

21H					PTLON	l (Partia	I Mode	On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	0	0	0	1	21h
Parameter	No Paran	neter											
Description	This com display. This com	mand mak	es no chan s not chang	r into display age of conter ge any other On, the Disp nory	nts of fra	me men	nory. Ev) should		en.	e memoi	y to the
Restriction	This com	mand has	no effect w	hen module	is alread	dy in inv	ersion o	n mode).				
Register Availability			No Pa	ormal Mode ormal Mode artial Mode (artial Mode (eep In	On, Idle On, Idle	Mode C Mode C Mode O	n, Sleep ff, Sleep	p Out Out	Yes Yes Yes Yes Yes	i			
Default			P	Statu Power On Se SW Re HW Re	quence eset	1	Normal I Normal I	Display	Mode Of Mode Of Mode Of	ff			
Flow Chart			INVO	PN(21h)					Pa I	egeno ommand orrameter Display Action Mode		7	





14.2.17 Gamma Set (26h)

14.2.17 C					G/	AMSET (C	amma	Set)					
2011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	X	0	0	1	0	0	1	1	0	26h
Parameter	1	1	<u> </u>	Х	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h
	can be se	lected. Th	e curves ar	et the desired e defined Ga	amma C	urve Con	ection P					_	
						Paramet		rve Sele					
Description					1h	GC0		nma Cu					
·					2h	GC1		nma Cu					
					4h	GC2		nma Cu					
				0	8h	GC3	Gar	nma Cu	rve 4				
	Note: All o		es are unde	efined.									
Restriction	Values of value is re		not shown ii	n table abov	e are inv	alid and	will not o	hange t	he currer	nt selecte	ed Gamm	ıa curve ι	until valid
	value is it	ocivea.								_			
				NI I M		tatus	0((0)-	0.4	Availab				
				Normal Mod					Yes				
Register			-	Normal Mod					Yes				
Availability			-	Partial Mod					Yes				
			-	Partial Mod	e On, Id	lle Mode	on, Slee	p Out	Yes				
				Sleep In					Yes				
				Sta	atus		De	efault Va	alue				
Defeat				Power On	Sequen	се		01h					
Default				SW	Reset			01h					
				HW	Reset			01h					
Flow Chart			G.	Partial M AMSET (26 st Paramete GC[7:0] v Gamma Cu Loaded	h)				Para Di	gend nmand ameter splay ction Iode		- 1	






14.2.18 Display Off (28h)

Command	28H					DISP	OFF (D	isplay O	ff)					
Parameter No Parameter This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel Memory Display Panel Status Normal Mode On, Idle Mode Off, Sieep Out Yes Normal Mode On, Idle Mode Off, Sieep Out Yes Parial Mode On, Idle Mode Off, Sieep Out Yes Sleep In Status Power On Sequence Display Off SW Reset Display Off HW Reset Display Off HW Reset Display Off		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel Wemory Display Panel Status Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Display Panel Status Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Display Off SW Reset Display Off HW Reset Display Off	Command	0	1	1	Х	0	0	1	0	1	0	0	0	28h
and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel Wemory Display Panel Status Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Status Default Value Power On Sequence Display Off HW Reset Display Off HW Reset Display Off	Parameter	No Param	neter											
This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel Wescription This command has no effect when module is already in display off mode. Status Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off HW Reset Display Off HW Reset Display Off		This comr	mand is us	ed to enter	into DISPLA	Y OFF r	mode. In	this mo	de, the	output fr	om Fran	ne Mem	ory is di	sabled
This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel Memory Display Panel This command has no effect when module is already in display off mode. Status Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep in Yes Status Power On Sequence Display Off BW Reset Display Off HW Reset Display Off		and blank	page inse	rted.										
Exit from this command by Display On(29h) Memory Display Panel Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Sleep In Yes Status Power On Sequence Display Off HW Reset Display Off HW Reset Display Off		This comr	mand make	es no chan	ge of content	ts of fran	ne mem	ory.						
escription X = don't care estriction This command has no effect when module is already in display off mode. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off		This comr	mand does	not chang	e any other s	status.								
escription X = don't care estriction This command has no effect when module is already in display off mode. Status Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Status Default Value Power On Sequence Display Off HW Reset Display Off Display Off HW Reset Display Off		There will	be no abn	ormal visib	le effect on t	he displa	ay.							
estriction X = don't care Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Sleep Out Partia		Exit from	this comma	and by Disp	olay On(29h)									
estriction X = don't care Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Sleep Out Partia				Mem	orv					Disp	olav Pa	ınel		
estriction This command has no effect when module is already in display off mode. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off			1.1	1 1 1	, , , , , ,				1		, 	1 1	1	
estriction This command has no effect when module is already in display off mode. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off	Dogoription		-H	+++		_			+		HH		+	
estriction This command has no effect when module is already in display off mode. Status	Description					_			+		HH		+	
estriction This command has no effect when module is already in display off mode. Status							_		\dashv	+			+	
estriction This command has no effect when module is already in display off mode. Status						_								
estriction This command has no effect when module is already in display off mode. Status														
estriction This command has no effect when module is already in display off mode. Status							·							
estriction This command has no effect when module is already in display off mode. Status														
estriction This command has no effect when module is already in display off mode. Status														
estriction This command has no effect when module is already in display off mode. Status					$ \cdot \cdot $									
estriction This command has no effect when module is already in display off mode. Status														
egister vailability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off		X = don't	care											
egister vailability Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off	Restriction	This comr	mand has i	no effect wl	nen module i	s alread	y in disp	olay off m	node.					
egister vailability Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off						Stat	IIS			Availab	ility			
egister vailability Normal Mode On, Idle Mode On, Sleep Out Yes				N	ormal Mode			Off, Sleer	Out					
Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off	Register													
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off	Availability													
Sleep In Yes Status Default Value Power On Sequence Display Off SW Reset Display Off HW Reset Display Off	-			<u> </u>										
efault Power On Sequence Display Off SW Reset Display Off HW Reset Display Off										Yes				
efault Power On Sequence Display Off SW Reset Display Off HW Reset Display Off					Statı	ıs		Det	fault Va	alue				
SW Reset Display Off HW Reset Display Off				F										
HW Reset Display Off	Default			<u> </u>										
low Chart														
	Flow Chart													










14.2.19 Display On (29h)

29H					DISPO	N (Disp	lay On)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	0	0	1	29h
Parameter	No Parameter												
	This command This command This command	d makes not	o change o	of contents o	f frame		·	rom the		Memory		bled.	
	1	1 1 1		1 1					,		1 1		
Description	X = don't care						>						
Restriction	This comma	nd has r	no effect v	when mod	ule is a	already	in dis	play o	n mode) .			
Register Availability			Norma Partia Partia		, Idle Mo Idle Mo	de Off,	Sleep C Sleep C	Out Out Out	Yes Yes Yes Yes Yes Yes Yes	ity			
Default													
Flow Chart													









14.2.20 Column Address Set (2Ah)


2AH					CASET	(Columi	n Addres	ss Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	0	1	0	1	0	2Ah
1 st Parameter	1	1	1	х	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	-
2 nd Parameter	1	1	1	x	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	-
3 rd Parameter	1	1	1	х	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	-
4 th Parameter	1	1	1	х	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-

This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The values of XS[15:0] and XE[15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.





X = don't care

XS [15:0] always must be equal to or less than XE[15:0].

When XS[15:0] or XE[15:0] is greater than maximum address like below, data of out of range will be ignored.


- 1. 132X132 memory base (GM='101')
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="0"$)
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="1"$)
- 2. 130X130 memory base (GM='100')
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 129(0081h):MV="0"$)
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 129(0081h):MV="1"$)
- 3. 128X160 memory base (GM='011')
- Restriction (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="0"$)
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 159(009Fh):MV="1"$)
 - 4. 120X160 memory base (GM='010')
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 119(0077h):MV="0"$)
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 159(009Fh):MV="1"$)
 - 5. 128X128 memory base (GM='001')
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="0"$)
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="1"$)
 - 6. 132X162 memory base (GM='000')
 - (Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="0"$)





	(Parameter range: 0 ≦	≤XS[15:0] ≤XE[15:0] \(\le 127(00A1h):MV="1")			
	X = Don't care					
			Status	Availability		
		Normal Mode Or	n, Idle Mode Off, Sleep Out	Yes		
Register			n, Idle Mode On, Sleep Out	Yes		
Availability		Partial Mode On	, Idle Mode Off, Sleep Out	Yes		
		Partial Mode On	, Idle Mode On, Sleep Out	Yes		
		Sleep In		Yes		
	1. 132 x 132 memory bas	e(GM='101')				
	Ctatus		Default Value			
	Status	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)] _	100 100
	Power On Sequence	0000h	0083h(13	1)	2.	130 x 130 memory
	S/W Reset	0000h	0083h(131)	0083h(131)		base(GM='100')
	HW Reset	0000h	0083h(13	1)		
	Ctatus		Default Value		3.	128 x 160 memory
	Status	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)		base(GM='011')
	Power On Sequence	0000h	0081h(12	9)		
	S/W Reset	0000h	0081h(129)	0081h(129)		
	HW Reset	0000h	0081h(12	9)	4.	120 x 160 memory
	Status		Default Value			base(GM='010')
	Status	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)		
	Power On Sequence	0000h	007Fh(12	7)	5.	128 x 128 memory
	S/W Reset	0000h	007Fh(127)	009Fh(159)		base(GM='001')
Default	HW Reset	0000h	007Fh(12	7)		
Derauit	Status		Default Value		6.	132 x 162 memory
	Otatus	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)		base(GM='000')
	Power On Sequence	0000h	0077h(11	9)		
	S/W Reset	0000h	007Fh(119)	009Fh(159)		
	HW Reset	0000h	0077h(11	9)		
	Status		Default Value			
	Otatus	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)	_	
	Power On Sequence	0000h	007Fh(12	7)	-	
	S/W Reset	0000h	007Fh(127)	009Fh(127)		
	HW Reset	0000h	0077h(11	9)		
	Status		Default Value			
		XS[15:0]	• • •	EX[15:0] (MV=1)	4	
	Power On Sequence	0000h	0083h(13	,	-	
	S/W Reset	0000h	0083h(131)	00A1h(161)	1	
	HW Reset	0000h	0083h(13	1)		









14.2.21 Page Address Set (2Bh)

2BH					F	PASET (Pa	age Addre	ss Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	0	1	1	2Bh
1 st Parameter	1	1	†	х	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	1
2 nd Parameter	1	1	†	х	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	1
3 rd Parameter	1	1	1	x	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	-
4 th Parameter	1	1	↑	х	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	-


This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The value of YS [15:0] and YE [15:0] are referred when RAMWR command comes.

Each value represents one Page line in the Frame Memory.





YS [15:0] always must be equal to or less than EP [15:0].

When YS[15:0] or YE[15:0] is greater than maximum row address like below, data of out of range will be ignored.

- 1. 132X132 memory base (GM='101')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 131(0083h)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 131(0083h)$):MV="1"
- 2. 130X130 memory base (GM='100')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 129(0081h)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 129(0081h)$):MV="1"
- 3. 128X160 memory base (GM='011')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 159(009Fh)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="1"
 - 4. 120X160 memory base (GM='010')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 159(009Fh)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 119(0077h)$):MV="1"
 - 5. 128X128 memory base (GM='001')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="1"
 - 6. 132X162 memory base (GM='000')



SW Reset

a-Si TFT LCD Single Chip Driver 132RGBx162 Resolution and 262K color




	(Parameter range: 0≦	YS[15:0] ≦YE[15:0] ≦	≦161(00A1h)):MV="0"			
	(Parameter range: 0≦	YS[15:0] ≦YE[15:0] ≦	≨131(0083h)):MV="1"			
	X = Don't care					
			Status	Availability		
		Normal Mode On	Idle Mode Off, Sleep Out	Yes		
Register			Idle Mode On, Sleep Out	Yes		
Availability			Idle Mode Off, Sleep Out	Yes		
			Idle Mode On, Sleep Out	Yes		
		Sleep In		Yes		
	1. 132 x 132 memory bas	se(GM='101')				
	0.1		Default Value			
	Status	YS[15:0]		YX[15:0] (MV=1)	2.	130 x 130 memory
	Power On Sequence	0000h	0083h(13	31)		base(GM='100')
	S/W Reset	0000h	0083h(131)	0083h(131)	3.	128X160 memory
	HW Reset	0000h	0083h(13	31)] .	base(GM='011')
	Otatura		Default Value		1	
	Status	YS[15:0]	YE[15:0]	YX[15:0] (MV=1)	4.	120X160 memory
	Power On Sequence	0000h	0081h(12	29)		base(GM='010')
	S/W Reset	0000h	0081h(129)	0081h(129)		
	HW Reset	0000h	0081h(12	29)	5.	120X160 memory
	Status		Default Value			base(GM='001')
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)	_	122V162 mamany
	Power On Sequence	0000h	009Fh(15	59)	6.	132X162 memory base(GM='000')
Default	SW Reset	0000h	009Fh(159)	007Fh(127)		base(Givi= 000)
	HW Reset	0000h	009Fh(15	59)		
	Status		Default Value			
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)		
	Power On Sequence	0000h	009Fh(15			
	SW Reset	0000h	009Fh(159)	0077h(119)	_	
	HW Reset	0000h	009Fh(15	59)	_	
	Status		Default Value		4	
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)	_	
	Power On Sequence	0000h	007Fh(12		4	
	SW Reset	0000h	007Fh(127)	007Fh(127)	-	
	HW Reset	0000h	007Fh(12	2/)	-	
	Status)/O(4.5.23	Default Value	VENE 02 (19)	4	
	Dawn On C	YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)	4	
	Power On Sequence	0000h	00A1h(16	51)	4	

00A1h(161)

0000h

0083h(131)










14.2.22 Memory Write (2Ch)

2CH						RAMW	R (Mem	ory Wri	te)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	1	0	0	2Ch
1 st Parameter	1	1	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-
N TH Parameter	1	1	↑ ↑	X D17-8	: D7	D6	: D5	D4	D3	: D2	: D1	D0	-
iv i arameter	-			ransfer da					D3	DZ	וטו	D0	
				change to									
			and is acc	cepted, the	columr	registe	r and the	e page re	egister a	are reset	to the S	Start Colu	mn/ Start
Description	Page po	sitions.											
Description	The Star	t Columr	n / Start P	age position	ons are	different	in acco	rdance v	vith MAI	OCTL se	tting.		
	Then D[17:0] is s	tored in fr	ame mem	ory and	the colu	mn refis	ter and	the row	register	increme	ented.	
	Sending	any othe	er comma	nd can sto	p frame	Write.							
	X=Don't	care											
	In all col	or modes	s, there is	no restrict	tion on l	ength of	parame	ters.					
	1. 132	2X132 m	emory bas	se (GM='1	01')								
	132	2X132X1	8-bit mem	nory can be	e written	by this	comma	nd.					
	Me	mory ran	ge(0000h	, 0000h) -:	> (00831	n,083h)							
	2. 130)X130 me	emory bas	se (GM='1	00')								
	130	X130X1	8-bit men	nory can be	e written	by this	commar	nd.					
	Me	mory ran	ge(0000h	, 0000h) -:	> (00811	n,081h)							
	3. 128	3X160 me	emory bas	se (GM='0	11')								
	128	3X160X1	8-bit men	ory can be	e written	by this	commar	nd.					
Restriction	Me	mory ran	ge(0000h	, 0000h) -:	> (007Fl	h,09Fh)							
	4. 120)X160 me	emory bas	se (GM='0	10')								
	120	X160X1	8-bit mem	ory can be	e written	by this	comma	nd.					
	Me	emory rar	nge(00001	n, 0000h) -	·> (0077	h,09Fh)							
	5. 128	3X128 me	emory bas	se (GM='0	01')								
	120	X128X1	8-bit mem	ory can be	e written	by this	commar	nd.					
	Me	emory rar	nge(00001	n, 0000h) -	> (007F	h,007Fh	1)						
	6. 132	2X162 me	emory bas	se (GM='0	00')								
	132	2X162X1	8-bit mem	nory can be	e written	by this	commar	nd.					
	Ме	emory rar	nge(00001	n, 0000h) -	> (0083	h,00A1h	1)						
						Statu	IS		1	Availabil	ity		
				Normal	Mode C	n, Idle I	Mode Of	f, Sleep	Out	Yes			
Register								n, Sleep		Yes			
Availability								f, Sleep		Yes	_		
				Partial Sleep I		ın, idle N	viode Or	ı, Sleep	Out	Yes Yes	=		
				Sieep II	1					162			









14.2.23 Color Setting fro 4K, 65K and 262K (2Dh)

2DH						RA	MWR (M	emory V	Vrite)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	1	0	1	2Dh
1 st Parameter	1	1	↑	Х	Х	Х	R005	R004	R003	R002	R001	R000	-
;	1	1	↑	Х	Х	Х	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-
32 nd Parameter	1	1	1	Х	Х	Х	R315	R314	R313	R312	R311	R310	-
33 rd Parameter	1	1	1	Х	Х	Х	G005	G004	G003	G002	G001	G000	-
:	1	1	1	Х	Х	Х	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	-
96 th Parameter	1	1	1	Х	Х	Х	G635	G634	G633	G632	G631	G630	-
97 th Parameter	1	1	1	Х	Х	Х	B005	B004	B003	B002	B001	B000	
:	1	1	1	Х	Х	Х	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	-
128 th Parameter	1	1	1	Х	Χ	Х	B315	B314	B313	B312	B311	B310	-
Description	the LU In this table. This co	T regard	lless of the state	ne color m	and 65I	K-color(mmand	5-6-5) da s/parame	ata input eters and	are trans	sferred 6 ⁻	Γhat-6(G	i)-6(B) thi	st be written to
Restriction	Do not	send ar	ny comm	and before	e the las	st data i	s sent or	· LUT is r	not define	ed correc	tly.		
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default				;	r On Se SW Res	equence set	Con	ents of m	nemory is memory i	s set rand s not cle	ared		
Flow Chart	Status Default Value Power On Sequence Contents of memory is set randomly SW Reset Contents of memory is not cleared HW Reset Contents of memory is not cleared Partial Mode RGBSET(2Dh) Legend command Parameter iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii									-, -, -, -, -, -, -, -, -, -, -, -, -, -			





14.2.24 Memory Read (2Eh)

14.2.24 Mei						RAMP	D (Mem	ory Rea	d)				
ZEIT	D/CX	RDX	WRX	D17-8	D7	D6	D (Wem	D4	D3	D2	D1	D0	HEX
Command	0	1	VVHX ↑	У Х	0	0	1	0	1	1	1	0	2Eh
1 st Parameter	1	<u> </u>	1	X	X	X	X	X	X	X	X	x	X
2 nd Parameter	1	<u></u>	1	x	D17	D16	D15	D14	D13	D12	D11	D10	X
:	1	1	1	x	:	:	:	:	:	:	:	:	X
N th Parameter	1	1	1	х	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	х
	This com	nmand m	akes no d	ransfer datchange to coepted, the	other dri	ver statı	us.		egister a	re reset	to the S	itart Colu	mn/ Start
	Row pos		a uo.	,		. rogioto	and the		og.o.o. a			nan oona	Julia
Description	The Star	t Columr	n / Start R	ow positio	ns are d	ifferent i	in accord	dance w	ith MAD	CTL set	ting.		
	-	-		from the f		•			egister a	nd the re	ow regis	ter increr	mented.
				ed by send color codin					sed 8,9,	16 or 18	data lin	es for ima	age data.
	X = Don'	t care											
Restriction				me Read is y possible	-				striction	on lengt	h of para	ameters.	
						Statu	ıe			vailabil	itv		
				Normal	Mode C			f, Sleep		Yes	ity		
Register								n, Sleep		Yes			
Availability								, Sleep		Yes			
				Partial	Mode O	n, Idle N	/lode On	, Sleep	Out	Yes			
				Sleep II	า					Yes			
					tatus				ılt Value				
Default				Power C		ence (s of men					
					/ Reset			ts of me					
				HV	/ Reset		Conten	ts of me	mory is	not clear	ea		
								ŗ					
				CASET ((2Eh)			 		Le	gend		
				Dummy	Read	/	7				nmand ameter		
Flow Chart				•			_	1	(splay	$\frac{1}{2}$	
			D1[17:0	Image D 0],D2[17:		17:0]	\geq	 		\succeq	lode		
				Any Com	mend			 		Sequent	ial trans	sfer	




14.2.25 Partial Area (30h)

30H						PLTAR (Partial Ar	ea)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	x	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	-
2 nd Parameter	1	1	1	x	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	-
3 rd Parameter	1	1	1	х	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	-
4 th Parameter	1	1	1	х	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	-


This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row (PSL) and the second the End Row (PEL), as illustrated in the figures below. PSL and PEL refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4=0:




If End Row > Start Row when MADCTL ML=1:






If End Row < Start Row when MADCTL ML=0:



If End Row < Start Row when MADCTL ML=1:











14.2.26 Vertical Scrolling Definition (33h)

33H	VSCRDEF (Vertical Scrolling Definition)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	Х	0	0	1	1	0	0	1	1	33h	
1 st	4	4			TFA									
Parameter	I	I	T	Х	15	14	13	12	11	10	9	8	-	
2 nd	4	4	*		TFA									
Parameter	I	I	T	Х	7	6	5	4	3	2	1	0	-	
3 rd	4	4	*	.,	VSA									
Parameter	I	ı	I	Х	15	14	13	12	11	10	9	8	-	
4 th	4	4	*		VSA									
Parameter	I	ı	T	Х	7	6	5	4	3	2	1	0	-	
5 th	4	4	*		BFA									
Parameter	I	ı	T	Х	15	14	13	12	11	10	9	8	-	
6 th	4	4			BFA									
Parameter	I	I		Х	7	6	5	4	3	2	1	0	-	

This command defines the Vertical Scrolling Area of the display.


When MADCTL ML=0

The 1st & 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

Th^e 3rd [&] 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.




Description

When MADCTL ML=1

Th^e 1st [&] 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).









	The c	ondition is (TFA+VSA+	BFA)=128 in 1	28RGBx	128 (GM=	:"001")								
	The condition is (TFA+VSA+BFA)=130 in 130RGBx130 (GM="100")													
İ	The c	ondition is (TFA+VSA+	BFA)=132 in 1	32RGBx	132 (GM=	:"101")								
	The c	ondition is (TFA+VSA+	BFA)=160 in 1	28RGBx	160 (GM=	:"011") or	120RGBx	160(GM=	="010")					
Restriction	The c	ondition is (TFA+VSA+	BFA)=162 in 1	32RGBx	162(GM=	"000")								
	Other	wise Scrolling mode is	undefined.											
		ŭ		er MV sho	ould be se	t to '0' – tl	his affects	the Fran	ne memor	v Write.				
		In Vertical Scroll Mode, MADCTL parameter MV should be set to '0' – this affects the Frame memory Write.												
		Г		Statu	ıs		Ava	ilability						
			Normal Mode	On, Idle I	Mode Off,	ıt	Yes							
Register			Normal Mode	On, Idle I	Mode On,	ıt	Yes							
Availability			Partial Mode	On, Idle N	n, Idle Mode Off, Sleep Out									
		_	Partial Mode	On, Idle N	/lode On,	t	Yes							
		L	Sleep In					Yes	<u></u>					
		Status				Defaul	t Value							
			TFA[15:0]		•	VSA	15:0]	•	T	BFA[15:0]				
		GM	"XX"	"101"	"100"	"011"	"010"	"001"	"000"	"XX"				
Default	1	Power On Sequence	0000h	0083h	0081h	00A0h	00A0h	0080h	00A2h	0000h				
Default				00001	0081h	00A0h	00A0h	0080h	00A2h	0000h				
Default		SW Reset	0000h	0083h	000111	UUAUII	0071011	0000	00/1211	000011				
Default			0000h 0000h	0083h	0081h	00A0h	00A0h	0080h	00A2h	0000h				


















14.2.27 Tearing Effect Line Off (34h)

34H	TEOFF (Tearing Effect Line OFF)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	1	0	1	0	0	34h
Parameter	NO PARA	METER											
Description	This com	mand is us	sed to turn	OFF (Active	e Low) t	he Teari	ng Effe	ct outpu	ıt signal	from the	e TE sig	nal line.	
Restriction	This com	mand has	no effect w	hen Tearin	g Effect	output is	s alread	dy OFF.					
		Status Availability											
		Normal Mode On, Idle Mode Off, Sleep Out Yes											
Register Availability	Normal Mode On, Idle Mode On, Sleep Out Yes												
. togisto. 7 tranasiity	Partial Mode On, Idle Mode Off, Sleep Out Yes												
		Partial Mode On, Idle Mode On, Sleep Out Yes											
			Sle	ep In					Yes	8			
					Statu	s	Def	ault Val	ue				
D ()				Powe	er On Se	equence		OFF					
Default				SW F	Reset			OFF					
				HW I	Reset			OFF					
Flow Chart			TE Line O						Para Dis	gend mand meter splay ction lode al trans			






14.2.28 Tearing Effect Line On (35h)

35H	TEON (Tearing Effect Line ON)													
••••	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑ ↑	х х	0	0	1	1	0	1	0	1	35h	
1 st Parameter	1	1	↑	x	х	х	х	x	х	x	х	М	00h	
	This command	d is used to	turn ON the	Tearing Effe	ect outpu	t signal	from the	TE signa	al line. T	his outpu	ıt is not a	affected by	changing	
	MADCTL bit M	1L.												
	The Tearing E	ffect Line C	n has one p	oarameter wh	ich desc	ribes the	e mode c	of the Te	aring Eff	ect Outp	ut Line. ((X=Don't C	are).	
	When M=0:													
	The Tearing E	ffect Outpu	t line consis	ts of V-Blank	ing infor	mation c	only.:							
	tvdl tvdh →													
				\neg $ $							<u> </u>	-		
Description	Vertical Tin	Vertical Time Scale												
·	When M=1:													
	The Tearing E	ffect Outpu	t Line consi	sts of both V	and H-	Blanking	informa	tion:						
	tvdh tvdl													
	V-Sync V-													
			Line	Line							480th Line			
	Note: During	Sleep In M	lode with T	earing Effec	t Line O	n, Teari	ng Effec	t Outpu	t pin wil	l be acti	ve Low.			
Restriction	This command	d has no eff	ect when Te	earing Effect	output is	already	OFF.							
					Statı	IC.			vailabili	tv				
			N	ormal Mode			ff. Sleep		Yes	ty .				
Register				ormal Mode					Yes					
Availability				artial Mode (Yes					
				artial Mode (Yes					
	Sleep In Yes													
					atus			ılt Value						
Default				Power Or			earing eff							
					Reset		earing eff							
				HW	Reset	Te	earing eff	ect off &	M=0					









14.2.29 Memory Access Control (36h)

36H	MADCTL (Memory Access Control)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	1	1	0	1	1	0	36h	
1 st Parameter	1	1	1	х	MY	MX	MV	ML	RGB	МН	x	х	00h	

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit Assignment


Bit	Description	Comment						
MY	Row Address Order							
MX	Column Address Order	These 3 bits controls MPU to memory write/read direction.						
MV	Page/Column Selection							
ML	Vertical Order	LCD Vertical refresh direction control						
		Color selector switch control						
RGB	RGB/BGR Order	0=RGB color filter panel						
		1=BGR color filter panel						
NAL I	Diaminu data latah andan	'1'=LCD Refresh right to left						
MH	Display data latch order	'0'=LCD Refresh left to right						

	B5	В6	В7	Image in Frame Memory
Description	0	0	0	B
	0	0	1	B
	0	1	0	B
	0	1	1	E
Description	0	0	0	

B5	В6	В7	Image in Frame Memory
1	0	0	B
1	0	1	
1	1	0	
1	1	1	











Default	Status Power On Sequence SW Reset HW Reset	Default Value MY=0,MX=0,MV=0,ML=0,RGB=0,MH=0 No Change MY=0,MX=0,MV=0,ML=0,RGB=0,MH=0
Flow Chart	MADCTR(36h) 1st parameter: (MY, MX, MV, ML, RGB, MH)	Legend command Parameter Display Action Mode Sequential transfer





14.2.30 Vertical Scrolling Start Address (37h)

37H	VSCRSADD (Vertical Scrolling Start Address)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	0	0	1	1	0	1	1	1	37h	
1 st	4	4			SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	001-	
Parameter	I	I	T	Х	15	14	13	12	11	10	9	8	00h	
2 nd	_	_			SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	001-	
Parameter	1	1	Î	Х	7	6	5	4	3	2	1	0	00h	


This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below: This command Start the scrolling.

When MADCTL ML=0

Example: GM=000, 132RGBx162


When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and Vertical Scrolling Pointer SSA='3'.



When MADCTL ML=1

Example: GM=000, 132RGBx162

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and SSA='3'.



Note:

Description

When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. SSA refers to the Frame Memory scan address

When new Pointer position and Picture Data, internal system works as 128x128 and maximum scan address becomes 127 internal of 161.

X=Don't care

Restriction

Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h) – otherwise undesirable image will be displayed on the Panel. SSA[15:0] is based on 1-line unit.

SSA[15:0] = 0000h, 0001h, 0002h, 003h, ..., 00A1h





		Status	Availability					
		Normal Mode On, Idle Mode Off,	Sleep Out	Yes				
Register		Normal Mode On, Idle Mode On,	Yes					
Availability		Partial Mode On, Idle Mode Off,	Yes					
		Partial Mode On, Idle Mode On,	Yes					
		Sleep In		Yes				
		Status	Default Va	lue				
D ()		Power On Sequence	0000h					
Default		SW Reset	0000h					
		HW Reset 0000h						
Flow Chart	See Vertical Scrolling Definition	on (33h) description.						





14.2.31 Idle Mode Off (38h)

38H	IDMOFF (Idle Mode Off)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	Х	0	0	1	1	1	0	0	0	38h	
Parameter	NO PARA	METER												
Description	There will In the Idla 1. LCD 2. Norr													
	X = don't	care												
Restriction	This comr	mand has i	no effect wh	en module is	s already	in idle	off mode) .						
Register Availability			N P P	ormal Mode ormal Mode artial Mode (artial Mode (leep In	On, Idle On, Idle	Mode C Mode C Mode O	n, Sleep	Out Out Out	Availab Yes Yes Yes Yes Yes					
Default				Power C	Status On Sequiv V Reset V Reset	ence	ldle Idle	Mode O Mode O Mode O	off off					
Flow Chart		III	DMOFF(38	Bh)				Seq	comm Param Displ Action Moo	and eter lay				






14.2.32 Idle Mode On (39h)

Dick RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX	39H	IDMON (Idle Mode On)											
A		D/CX	RDX WR	X D17-8					D3	D2	D1	D0	HEX
This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change tranition. In the Idle mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off(38h) command. Memory Panel Display Panel Di	Command	0			0				1	0	0	1	39h
There will be no abnormal visible effect on the display mode change tranition. In the Idle mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off(38h) command. Memory Panel Display Panel Displa	Parameter	NO PARAMETER											
Restriction This command has no effect when module is already in idle on mode. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off	Description	This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change tranition. In the Idle mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off(38h) command. Memory Panel Display Panel Display Panel Display Black OXXXXX OXXXXX OXXXXX Display R5 R4 R3 R2 R1 R0 Black OXXXXXX OXXXXXX OXXXXXX Magenta 1XXXXX OXXXXXX OXXXXXX Magenta 1XXXXX OXXXXXX OXXXXXX OXXXXXX Magenta 1XXXXX OXXXXXX OXXXXXX OXXXXXX OXXXXXX											nd B in
Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off	5												
Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Pes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Power On Sequence Idle Mode Off SW Reset Idle Mode Off	Hestriction	THIS COMMINA	nu nas no enect	witen module IS	an eauy II	i lule 0	i iiioue.						
Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off					Statu	s			Availabil	lity			
Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off													
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off	Register			Normal Mode (Normal Mode On, Idle Mode On, Sleep Out								
Sleep In Yes Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off	Availability			Partial Mode On, Idle Mode Off, Sleep Out					Yes				
Default Power On Sequence Idle Mode Off SW Reset Idle Mode Off				·					Yes				
Default Power On Sequence Idle Mode Off SW Reset Idle Mode Off		Sleep In Yes											
Flow Chart	Default			Power O	Power On Sequence			Idle Mode Off					
Flow Chart	Floor Ol . :												
	Flow Chart												










14.2.33 Interface Pixel Format (3Ah)

39H	IDMON (Idle Mode On)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	Х	0	0	1	1	1	0	1	0	3Ah		
1 st Parameter	1	1	1	х	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	66h		
	This command is used to define the format of RGB picture data, which is to be transferred via the MCU														
	interface. The formats are shown in the table:														
	Bit						Valu	ie							
	VIPF3					"0101"=16 bit/pixel (1 times data transfer)									
	VIPF2			RGB Inf	"0110'	'=18 bit/p	oixel (1 tir	nes data	transfer)						
	VIPF1			-					"1110"=18 bit/pixel (3 times data transfer)						
		VIPF)						The others = not defined						
Description	D3			Contro	,	"0" (Not Used)									
,,,,	IFPF2 IFPF1			Contro		"011"=12 bit/pixel "101"=16 bit/pixel									
	IFPF0					"110"=18 bit/pixel									
									The others = not defined						
	Note														
	1.In 12-bits/Pixel, 16-bits/Pixel mode, the LUT is applied to transfer data into the Frame Memory.														
	2. When VIPF[3:0]=1110, 6-bits data width of 3-times transfer is used to transmit 1 pixel data with the 18-bits												18-bits		
	color depth information.														
	X = don't care There is no visible effect until the Frame Memory is written to.														
Restriction	There is	no visib	le effect u	until the Fi	ame Me	mory is	written to).							
Register Availability						Status			Availab	oility					
				Normal Mode On, Idle Mode Off, Slee				ep Out							
				Normal Mode On, Idle Mode On, Sleep O					Yes						
				Partial Mode On, Idle Mode Off, Sleep					Yes						
				Partial Mode On, Idle Mode On, Sleep											
				Sleep In		Yes	3								
					Status		Default Value								
Default				Powe					bit/pixel						
					SW Reset No change										










14.2.37 Frame Rate Control (In normal mode/Full colors) (B1h)

B1h				Fram	e Rate Co	ntrol(ln n	ormal mo	de/Full c	olors)			
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1	↑	х	х	х	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	х
2 nd Parameter	1	1	1	х	х	VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	х
	Sets the	ets the division ratio for internal clocks of Normal mode at CPU interface mode.										
	DIVA[4:0	VA[4:0]: division ratio for internal clocks when Normal mode.										
	VPA[5:0	PA[5:0]: VS porch for internal clocks when Normal mode										
		$Frame _rate = \frac{200kHz}{(Line + VPA[5:0])(DIVA[4:0] + 4)}$										
	(1) When	GM=101(132*132)								
		In Nor	mal mode	, line=132	, Default v	alue DIV	A[4:0]=17,	VPA[5:0]=	=20, Fram	e rate=62	.7Hz	
	(2	(2) When GM=100(130*130)										
Description		In Nor	mal mode	, line=130	, Default v	alue DIV	A[4:0]=17,	VPA[5:0]=	=20, Fram	e rate=63	.5Hz	
	(3	3) When	GM=011(128*160)								
		In Nor	mal mode	, line=160	, Default v	alue DIV	A[4:0]=14,	VPA[5:0]=	=20, Fram	e rate=61	.7Hz	
	(4	l) When	GM=010(120*160)								
		In Nor	mal mode	, line=160	, Default v	alue DIV	A[4:0]=14,	VPA[5:0]=	=20, Fram	e rate=61	.7Hz	
	(5	b) When	GM=001(128*128)								
		In Nor	mal mode	, line=128	, Default v	alue DIV	A[4:0]=17,	VPA[5:0]=	=20, Fram	e rate=64	.4Hz	
	(6	S) When	GM=000(132*162)								
		In Nor	mal mode	, line=162	, Default v	alue DIV	\[4:0]=14,	VPA[5:0]=	=20, Fram	e rate=61	Hz	
Restriction	-											
			Г			Natur-			railal-111	1		
				Normal M		Status dle Mode	Off, Sleep		vailability Yes			
							On, Sleep		Yes	1		
Register Availability							Off, Sleep		Yes	1		
							On, Sleep		Yes	7		
				Sleep In					Yes			











14.2.38 Frame Rate Control(In Idle mode/8-colors) (B2h)

B2h				Fra	me Rate (Control(In	Idle mod	e/Full col	ors)			
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1	↑	х	х	x	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	x
2 nd Parameter	1	1	↑	х	х	VPB5	VPB4	VPB3	VPB2	VPB1	VPB0	х
	Sets the	Sets the division ratio for internal clocks of Idle mode at CPU interface mode.										
	DIVB[4:0	DIVB[4:0]: division ratio for internal clocks when Idle mode.										
	VPB[5:0]: VS porc	h for inter	nal clocks	when Idle	mode						
			Fra	ıme _ ro	$ate = \frac{1}{(L)}$	ine +V	200 PB[5:0)kHz)(DIVE	3[4:0]-	+4)		
	(1	I) When	GM=101(132*132)								
		In Nor	mal mode	, line=132	, Default v	alue DIV	A[4:0]=17,	VPA[5:0]=	=20, Fram	e rate=62	.7Hz	
	(2) When GM=100(130*130)											
Description	In Normal mode, line=130, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=63.5Hz											
	(3	3) When	GM=011(128*160)								
					, Default v	alue DIVB	[4:0]=14,	VPB[5:0]=	:20, Frame	e rate=61.	7Hz	
	(4	,	GM=010(,	00 D (5.	VD[4 0] 4	4 VDD15	01 00 5		04 711	
	(F		GM=001(60, Defau	It value DI	VB[4:0]=1	4, VPB[5:	0]=20, Fra	ime rate=	61./HZ	
	(0	,	,	,	Default v	alue DIVB	[4:0]=17.	VPB[5:0]=	:20. Frame	e rate=64.	4Hz	
	(6		GM=000(, Dordan v	4.40 2.11	[1.0]-17,	**	20, 114111	5 raio-0 1.	2	
	,				2, Default	value DIV	/B[4:0]=14	, VPB[5:0]=20, Frar	ne rate=6	1Hz	
Restriction	-											
					5	Status		Av	/ailability			
				Normal M	lode On, I	dle Mode	Off, Sleep	Out	Yes	4		
Register Availability			_			dle Mode			Yes	4		
			_			dle Mode (Yes	4		
					lode On, I	dle Mode	On, Sleep	Out	Yes	4		
				Sleep In					Yes	_		





	(1) Mhan CM (000/100*100\ OM 011/10	00*100\ a= OM 010/100	*100\	
	(1) When GM=0	000(132*162), GM=011(12		It Value	
		Status	DIVB[4:0]	VPB[5:0]	
		Power On Sequence	0Eh/14d	14h/20d	
		S/W Reset	0Eh/14d	14h/20d	
Default		H/W Reset	0Eh/14d	14h/20d	
Delault	(2) When GM=0	01(128*128), GM=100(13	30*130), GM=101(132*1	1	
		Status	Defau	It Value VPB[5:0]	
			DIVB[4:0]		
		Power On Sequence	11h/17d	11h/17d	
		S/W Reset 11h/17d 11h/17d			
		H/W Reset	11h/17d	11h/17d	
Flow Chart		Ist parameter: DIV 2nd parameter: VF	/B[4:0]	Command Parameter Display Action Mode Sequential trans	






14.2.39 Frame Rate Control(In Partial mode/full colors) (B3h)

B3h			-	Frame	Rate Con	trol(In Pa	rtial mod	e/Full col	ors)			
-	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	0	1	1	0	0	1	1	B3h
1 st	1	1	1	х	х	х	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	х
Parameter 2 nd	1	1	↑	Х	х	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	х
Parameter	'			^	^	VI 05	V1 04	V1 00	V1 02	VI 01	V1 00	^
Description	(1) (2) (3) (4) (5) (6)	In Normal mode, line=132, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=62.7Hz (2) When GM=100(130*130) In Normal mode, line=130, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=63.5Hz (3) When GM=011(128*160) In Partial mode, line=160, Default value DIVC[4:0]=14, VPC[5:0]=20, Frame rate=61.7Hz (4) When GM=010(120*160) In Partial mode, line=160, Default value DIVC[4:0]=14, VPC[5:0]=20, Frame rate=61.7Hz (5) When GM=001(128*128) In Partial mode, line=128, Default value DIVC[4:0]=17, VPC[5:0]=20, Frame rate=64.4Hz										
Restriction	-											
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default	(1) When GM=000(132*162), GM=011(128*160) or GM=010(120*160) Status Default Value DIVC4:0] Power On Sequence 0Eh/14d 14h/20d S/W Reset 0Eh/14d 14h/20d H/W Reset 0Eh/14d 14h/20d 14h/20d H/W Reset 0Eh/14d 14h/20d VPC[5:0] Power On Sequence 0Eh/14d 14h/20d VPC[5:0] Power On Sequence 11h/17d 11h/17d 11h/17d											









14.2.40 Display Inversion Control (B4h)

B4h						Display	Inversion	Control						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑ ↑	х	1	0	1	1	0	1	0	0	B4h	
1 st														
Parameter	1	1	1	Х	0	0	0	0	0	NLA	NLB	NLC	02H	
	-Display	Inversion	n mode co	ntrol								_		
						ada (Nlavma	al mada a	m)						
	-NLA. II	iversion s	etting in f	uli colors i	ionnai me	ode(Norm	ai mode o	11)						
			NLA	In	Inversion setting in full colors normal mode									
			0		Line Inversion									
			1		Frame Inversion									
	-NLB: Ir	version s	etting in I	dle mode(ldle mode	on)								
Description			NLB		Inversion setting in Idle mode									
			0		Line Inversion									
			1		Frame Inversion									
	-NLC: Ir	nversion s	setting in f	ull colors i	partial mo			Idle mode	e off)					
	1.20.11	5.51011												
			NLC	<u>In</u>	version se		ıll colors p	artial mod	le					
			0			Line In								
			1			Frame I	nversion							
	If the barrier													
Restriction	if this re	gister no	t using the	register r	ieed be re	eservea.								
						Statu	s		Availa	bility				
				Norm	Normal Mode On, Idle Mode Off, Sleep Out					s				
Register		Normal Mode On, Idle Mode On, Sleep Out						Ye	s					
Availability				Partial Mode On, Idle Mode Off, Sleep Out					Ye	s				
					Partial Mode On, Idle Mode On, Sleep Out					s				
				Slee	o In				Ye	S				
		Status						Default Va						
Default	Dawar	02 02			NLA Od		NLB		NLC)7-0		
Default	S/W R	On Sequ	ience		0d 0d		1d 1d		0d 0d			02h 02h		
	H/W F				0d		1d		0d 0d			02h		
				ı				I				<u> </u>		
						-		Lege	nd	i				
				_		į				, !				
									n d	;				
		I	NVCTR(B4h)		i	<u> </u>	comma	na	<u> </u>				
								Parame	ter	/ ¦				
						i			==	į				
Eleve Olevent						_ !		Displa	у) ¦				
Flow Chart			1st Param	eter	/	7 ¦		Actio		į				
			LA, NLB		/	į		Actio	"	1				
					/			Mode	;	γi				
						į				′ l				
						l I				\				
						i	Sequential transfer							
						!	_			·				





14.2.41 RGB Interface Blanking Porch setting (B5h)

B5h		RGB Interface Blanking Porch setting												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	1	0	1	1	0	1	0	1	B5h	
1 st			'											
	1	1	1	x	Х	х	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	08h	
Parameter 2 nd														
	1	1	1	x	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	03h	
Parameter														
3 rd	1	1	1	x	x	x	x	x	x	x	VBP9	VBP8	00h	
Parameter	ļ '	'		^	^	^	^	^	^	^	VBIS	VBIO	0011	
	Vertical	and Horiz	zontal back	porch con	trol when	RGB I/F	mode2(R	CM[1:0]=	11)	•				
	HBP[5:0)]: Set the	delay perio	od from fal	ling edge	of HSYN	C signal t	o first val	i data.					
			HBP[5:0]		clock cycle									
			00d	2	HOCK CYCIE	OLDOTO	<u>, LN</u>							
			01d	3										
			02d	4										
			03d	5										
			:	:										
			:	(SETP	1)									
			:											
Description			62d	64										
			63d	ay period from falling edge of VSYNC signal to first valid line.										
	VBP[9:0)]: Set the	delay perio	d from fall	ling edge	of VSYN(C signal t	o first val	id line.					
			VBP[9:0]	No. of	clock cycl	e of HSY	NC							
			00d	(invalid	l)									
			01d	1										
			02d	2										
			03d	3										
			:											
			:	(STEP	1):									
			:	:										
			1022d	1022										
Restriction	-													
				S	status			Ava	ilability					
			Normal M	lode On, I	dle Mode	Off, Slee	Out \	⁄es						
Register		Normal Mode On, Idle Mode On, Sleep O				o Out	Out Yes							
Availability		Partial Mode On, Idle Mode Off, Sleep C					Out	Out Yes						
			Partial Mode On, Idle Mode On, Sleep Out					ut Yes						
								/es						
	1	Sieep iii						. 55						





		0.1	Defaul	t Value	
		Status	HBP[5:0]	VBP[9:0]]
Default		Power On Sequence	08h	03h	
		S/W Reset	08h	03h	
		H/W Reset	08h	03h	
Flow Chart	/ 2nd	BPCTR(B5h) a parameter: HBP[5:0] a parameter: VBP[5:0] b parameter: VBP[9:8]		Parai	gend mand meter play tion ode



14.2.43 Display Fuction set 5 (B6h)

B6h		RGB Interface Blanking Porch setting											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	0	1	1	0	1	1	0	B6h
1 st	1	1	1	х	0	0	NO1	NO0	SDT1	SDT0	EQ1	EQ2	07h
2 nd	1	1	1	х	0	0	0	0	0	PTG0	PT1	PT0	02h

^{-1&}lt;sup>st</sup> parameter: Set output waveform relation.

-NO[1:0]: Set the amount for non-overlap of the gate output

NO[1	·n1	Amount of non-overlap of the gate output
NO[1	.0]	Refer the Internal oscillator
00	0	4 clock cycle
01	1	5 clock cycle
10	2	6 clock cycle
11	3	7 clock cycle


-SDT[1:0]: Set delay amount from gate signal falling edge to the source output.

SDT[1:01	Amount of non-overlap of the source output
32.[Refer the Internal oscillator
00	0	4 clock cycle
01	1	4 clock cycle
10	2	4.5 clock cycle
11	3	5.5 clock cycle

-EQ[1:0]: Set the Equalizing period.

Descriptio

EQ[1	.01	EQ period
LQ[I	.0]	Refer the Internal oscillator
00	0	No EQ
01	1	0.5 clock cycle
10	2	1 clock cycle
11	3	1.5 clock cycle



^{-2&}lt;sup>nd</sup> parameter: Set the output waveform in non-display area.

-PTG[0]: Determine gate output in a non-display area in the partial mode.

PTG	[0]	Gate output in a non-display area
0	0	Normal scan
1	1	Fix on VGL





		,	output iii a	i non-display	area in the p	artial mod	le		
			Sou	irce output or	1	VCOM (output on		
	PT[1	:0]	non	ı-display area		non-disp	play area		
			Positiv	e Nega	tive Po	ositive	Negativ	/e	
	00	0	V63	V) V(COMH	VCOM	L	
_	01	1	V0	V6	3 V(COMH	VCOM	L	
	10	2							
L	11	3	Hi-z	Hi	z A	GND	AGNE)	
If this register not us	sing the	register	need be re	eserved.					
				Status			ailability		
							Yes		
				on, raio mode	, 511, 5100p C	- 31	Yes		
						Default \	/alue		
		Status	•	NO[1:0]	STD[1:0]			i[1:0]	PT[1:0]
	Powe	r On Sed	quence	0d	1d	2d	0)d	2d
				0d	1d	2d			2d
	H/W F	Reset		0d	1d	2d	0)d	2d
			OGETS (DCL)			 		$\overline{}$	1
	_				7		Paramete	er	7
,		NO[1:0], 2n	STD[1:0], Eod parameter:				Action	\leq	
	If this register not us	00 01 10 11 If this register not using the	O1 1 10 2 11 3 If this register not using the register Norr Norr Pari Pari Slee Status Power On Sec S/W Reset H/W Reset DIS NO[1:0], 2n	PT[1:0] nor Positiv 00 0 V63 01 1 V0 10 2 AGNE 11 3 Hi-z If this register not using the register need be resided by the second of the second	PT[1:0] non-display area Positive Nega 00 0 V63 V6 01 1 V0 V6 10 2 AGND AGI 11 3 Hi-z Hi- If this register not using the register need be reserved. Status Normal Mode On, Idle Mode Normal Mode On, Idle Mode Partial Mode On, Idle Mode Sleep In Status NO[1:0] Power On Sequence 0d S/W Reset 0d H/W Reset 0d	Positive Negative Positive Negative Positive Negative Positive Negative Positive Negative Positive Negative Positive Negative Positive Negative Positive Negative Normal Normal AGND A	PT[1:0] non-display area non-display area Positive	PT[1:0] non-display area non-display area Positive Negative Positive Negative 00 0 V63 V0 VCOMH VCOM 01 1 V0 V63 VCOMH VCOM 10 2 AGND AGND AGND AGND 11 3 Hi-z Hi-z AGND AGND Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Status NO[1:0] STD[1:0] EQ[1:0] PTG S/W Reset Od 1d 2d CO S/W Reset Od 1d 2d CO S/W Reset Od 1d 2d CO S/W Reset Od 1d 2d CO S/W Reset Od 1d 2d CO DISSETS (B6h) DISSETS (B6h) Action	PT[1:0]





14.2.42 Source Driver Direction Control (B7h)

14.2.42 3	Jource	Diive				<u> </u>									
B7h	D (0) (557	1 11/51/	D				sion Con	trol			_	Б.	-	11574
	D/CX	RDX	WRX	D17-8	D7	D6	D5			D3	D2		D1	D0	HEX
Command 1 st Parameter	1	1	↑ ↑	x	0	0	0	0		0	0		0	1 CRL	00h
	-CRL: So	ource out	out direction	n select re	gister	I									I.
		Γ					М	odule sou	rca	output d	irection	ո			
			CRL	GM='1	01'	GM='10		GM='01		GM='(1='001'	GM='0	000'
Description		F		S1 -:	>	S7 ->		S7 ->		S7 -	>		S7 ->	S1 -	>
Description			0	S39		S396		S390		S36			390	S39	
								3330			-			-	
			1	S1 -:		S396 -	·>	S390 ->5	S7	S366			390 ->	S396	
				S39	6	S7				S7			S7	S1	
Restriction	If this req	gister not	using the r	egister nee	ed be re	eserved.									
			ĺ			Statu	s			Avai	lability	,			
				Normal N	/lode C	n, Idle M	lode (Off, Sleep	Out		'es				
Register				Normal N	/lode C	n, Idle M	1ode (On, Sleep	Out	t Y	'es				
Availability								Off, Sleep			'es				
					lode O	n, Idle M	ode (On, Sleep	Out		'es 'es				
				Sleep In						T	es				
			Г		01-1			De	faul	t Value		1			
					Status	•			CF	RL					
Default						quence			0			4			
			_		/W Res				0			-			
				П	/vv nes	sei			U						
										 -		Le	egend		ר ו
					1					į			-8		
		ſ	SDOCT	D(D7L)						i	$\overline{}$	COI	nmand		į
		Į	SDOCI	R(B7h)						1				<u> </u>	
										į,		Par	ameter	/	1
				7						 		D	isplay		-
Flow Chart			,				7			į	$\overline{}$			\prec	I
	/	/				/	/			i I	<	A	ction	>	į
		1st	Parameter:	CRL						1		N	Mode		
										į		- 1	viout		
						/				į (Seq	quent	tial trans	ster	
										 		_			i





14.2.43 Gate Driver Direction Control (B8h)

B8h						Display	Inversio	n Control					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	0	1	1	1	0	0	0	B8h
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	СТВ	00h
	-CTB: 0	Gate outp	ut directio	n select r	egister		•	•		•		•	
							Mode	ule gate o	utout dire	oction			
			ОТР				IVIOUI	GM='0		CUOTI			
Description			СТВ		âM='101'	GM	l ='100'	CIVI- 0		GM='0)11'	GM='000)'
			0	G	2 -> G133	G2 -	> G131	G2 ->	G161	G2 -> 0	G129	G1 -> G1	62
			1	G	133 -> G2	G13	1 -> G2	G161	->G2	G129 -:	> G2	G162 -> 0	3 1
Restriction	If this re	egister no	t using th	e register	need be r	eserved.							
						Statu	s		Avail	ability			
				Nori	mal Mode	On, Idle N	∕lode Off,	Sleep Ou		es			
Register				Nor	mal Mode	On, Idle N	∕lode On,	Sleep Ou	t Y	es			
Availability					tial Mode (es			
					tial Mode (On, Idle M	lode On, S	Sleep Out		es			
				Slee	p In				Y	es			
					Ctatus			Default	Value				
					Statu			CF	lL .				
Default				Po	wer On Se			00					
					S/W Re			00					
					H/W Re	set		00	1				
									Γ	 Le	egend		ן
									į		.gema		1
			900								nmand		į
			GDO	CTR(D8	h)				_!'		miana		
									-¦-/	/ Par	ameter		i
				\downarrow					! -		isplay	=	
Flow Chart							7		\ 		ispiay		i
1 low Onart						/	/		į,	A	ction		!
	/	/							l I	\geq		_	i
	/	1s	t Paramet	er: CTB					- į (N	Mode)	!
									l I				i
									i /	Seguent	ial transi	fer	ļ
						,			\	Sequent	iai transi		I
									i				j





14.2.44 Power_Control1 (C0h)

СОН						Pov	ver_Cont	rol1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	0	0	C0h
1 st Parameter	1	1	1	х	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0	х
2 nd Parameter	1	1	1	х	0	0	0	0	0	VC2	VC1	VC0	02h

Set the GVDD and voltage

0 1 2 3 4 5 6 7 8 9	GVDD 5.00 4.75 4.70 4.65 4.60 4.55 4.50 4.45
1 2 3 4 5 6 7 8	4.75 4.70 4.65 4.60 4.55 4.50 4.45
2 3 4 5 6 7 8	4.70 4.65 4.60 4.55 4.50 4.45
3 4 5 6 7 8 9	4.65 4.60 4.55 4.50 4.45
4 5 6 7 8 9	4.60 4.55 4.50 4.45
6 7 8 9	4.55 4.50 4.45
7 8 9	4.50 4.45
8	
9	4.40
10	4.35
10	4.30
11	4.25
12	4.20
13	4.15
14	4.10
15	4.05
16	4.00
17	3.95
18	3.90
19	3.85
20	3.80
	3.75
	3.70
	3.65
	3.60
	3.55
	3.50
	3.45
	3.40
29	3.35
30	3.25
	13 14 15 16 17 18 19

VC	2:01	VCI1
000	0	2.75
001	1	2.70
010	2	2.65
011	3	2.60
100	4	2.55
101	5	2.50
110	6	2.45
111	7	2.40

Restriction

Description


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Ctatus	Default	t Value
Status	VRH[4:0]	VC[2:0]
Power On Sequence	10d	5d
SW Reset	10d	5d
HW Reset	10d	5d









14.2.45 Power_Control2 (C1h)

14.2.45			(,		Pov	ver_Cont	rol 2					
U 111	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	x	1	1	0	0	0	0	0	1	C1h
1 st		-			0	0	0	_			DT4	рто	
Parameter	1	1	1	Х	0	0	0	0	0	BT2	BT1	BT0	05h
	Set the	AVDD, V	CL, VGH a	and VGL s	supply po	wer level.							
			В	T[2:0]	AVI	DD D	VCL		VGH	VG	L		
			010	2	2xV		-1xVCI	1	2.5xAVDE		5xAVDD		
			011	3	2xV		-1xVCI		3xAVDD		5xAVDD		
Danasistias			100	4	2xV		-1xVCI		2.5xAVDE		AVDD	1	
Description			101	5	2xV		-1xVCI		3xAVDD		AVDD		
				•	•		1			•		-	
		-	_	register n									
Restriction		iation val 3L <= 32\		I/VGL bet	ween with	n Measure	ement and	Specifi	ication				
	VGH-VC	aL <= 321	<i>I</i>										
						Statu				ability			
						On, Idle M				es			
Register						On, Idle M				es			
Availability						On, Idle M On, Idle M				es es			
				Sleep		511, Tale 14	1000 011, 0	лоор о		es			
									•				
					Statu	9			ult Value				
								B	T[2:0]				
Default					er On Sec	uence			7d				
				SW F					7d 7d				
					ายระเ				7u				
											Legei	nd	
									1		. 8		
											commai	nd	į
			PW	CTR2(C	lh)				!	<u> </u>	Commu	iu j	 7
											Paramet	er /	′ i
				\downarrow					į		Displa		1
Flow Chart											Dispia	<u> </u>	i
riow onare									į		Action		
		/ _	_	-	• 03				i				i
	/	']	st Param	eter: BT[2:0]	/			į	(Mode)	!
									l I			_	i
									i	Sa	quential tr	ancfer	
									1	360	₁ uciiliai li	a118101	ノ ¦
	I								:				i





14.2.46 Power_Control 3 (C2h)

C2H						Po	wer_Cor	trol 3					
	D/CX	RDX	WRX	D17-8	D7	D6	 D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	1	0	C2h
1 st	_	-				_			^	ADAG	A D A 4	A D A O	
Parameter	1	1	1	Х	0	0	0	0	0	APA2	APA1	APA0	00h
				in Operati	-					l amplifier	for the so	ource drive	r.
	1	APA[2:0]		Amoun	t of Curi	rent in Op	erationa	l Amplific	er				
	000		0			Least							
Description	001		1			Small							
'	010		2			Medium							
	011		3			Mediur							
	100		4			Medium I							
			5										
	101					Large							
	110		6			Reserve							
	111		7			Reserve	ea						
Restriction	If some	paramete	er of the r	egister is ı	not use tl	he registe	r need to	be reserv	ed.				
						Stat	II C		Δvs	ailability			
				Norr	nal Mode	On, Idle		Sleen O		Yes			
Register						On, Idle				Yes			
Availability						On, Idle I				Yes			
						On, Idle I			Yes				
				Slee	p In					Yes			
					Statu	ıs			ılt Value		4		
Defeat				Davis	O C		_		A[2:0]		4		
Default				SW F	r On Sec	quence			0d 0d		1		
				HW F			+		0d 0d		1		
				1100					Ju				
Flow Chart			1st Pa	PWCTR3						F	Display Action Mode		





14.2.47 Power_Control 4 (C3h)

СЗН				Pov	wer_Co	ntrol 4	(in Idle	mode	/ 8 co	lors)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	1	1	C3h
1 st	1	1	↑	x	0	0	0	0	0	APB2	APB1	APB0	00h
Parameter	'	'	ı	^	Ů	U	U	U	U	AI DE	AIDI	AI BO	0011
				nt in Oper current fror							mplifier for	the source	e driver.
	4	PB[2:0]		Amount	of Curi	rent in	Operat	ional /	Amplifi	er			
	000	()			Lea							
Description	001		ı			Sm	all						
	010	2	2			Mediur	n Low						
	011		3			Med							
	100		1			Mediur							
	101		5			Lar							
	110		6			Rese							
	111		7			Rese							
Restriction		paramete	r of the re	egister not u	use the			to be re	eserve				
			-	Nia waa al Ma		Status		01		Availabili	ty		
				Normal Mo						Yes Yes			
Register Availability				Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out									
				Partial Mod				Yes Yes					
				Sleep In	,		,	Yes					
				Sta	itus				ault Va				
								ŀ	APB[2:0	0]			
Default				Power On S	equend	ce			0d 0d				
				W Reset W Reset					0d 0d				
				IVV TICSCI					ou		 ·		- , -
Flow Chart		1		CTR4(C3h) ter: APB[2:	0]					 	Comma Parame Displa Action Mode	nd leter / n	





14.2.48 Power Control 5 (C4h)

C4H					Power	_Control_	5(in Part	ial mode	full mo	de)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	1	0	0	C4h
1 st	4	4				_				A D.O.O.	4004	A D.O.4	041-
Parameter	1	1	1	Х	0	0	0	0	0	APC2	APC1	APC1	01h
				·		I amplifie				ors amplifier f	or the sou	ırce driver	
		APC[2:0]		Amoun	nt of Curr	rent in Op	erationa	I Amplific	er				
	000		0			Least		<u> </u>					
	001		1			Small							
Description	010		2			Medium I							
	011		3			Mediur							
	100		4			Medium I							
	101		5			Large							
	110		6										
	111		7			Reserve							
		•	•										
Restriction	If some	paramete	er of the re	egister no	t use the	register n	eed to be	reservec	l.				
						Stat	us		Av	ailability			
				Norr	mal Mode	On, Idle		, Sleep O		Yes			
Register				Norr	mal Mode	On, Idle	Mode On	, Sleep O	ut	Yes			
Availability						On, Idle I				Yes			
						On, Idle I	Mode On,	Sleep O	ut	Yes			
				Slee	р ш					Yes			
								Dofor	ılt Value		1		
					Statu	ıs			C[2:0]				
Default				Powe	er On Sec	quence			1d				
					Reset				1d				
				HW F	Reset				1d		<u> </u>		
				HW F	Reset				1d				٠,
				HW F	Reset				1d		 Legend	 [יי
				HW F	Reset	1			1d]	Legend	 ! 	- 1
				HW F		1			1d		Legend	i	- 1
									1d		command	i 	1
									1d		command		- 1
							7		1d		command		- 1
Flow Chart									1d		command		1
Flow Chart				PWCTR.	5(C4h)				1d		Parameter Display		'1
Flow Chart			1st Pa		5(C4h)				1d		Parameter Display		
Flow Chart			1st Pa	PWCTR.	5(C4h)				1d		Parameter Display Action		1





14.2.49 VCOM Control 1 (C5h)

C5H						٧	COM_Con	trol1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D)4 [03 [)2	D1	D0
Command	0	1	1	Х	1	1	0	()	0	1	0	1
1 st													
Parameter	1	1	1	Х	Х	VMH	5 VMH5	VM	1H4 VN	1H3 VN	1H2	VMH1	VMH
2 nd													
_	1	1	↑	Х	0	VML	S VML5	VN	1L4 VN	/IL3 VI	/L2	VML1	VML
arameter													
	Set VC0	DMH Vol	tage										
	VMH	[6:0]	VCOMH	VMH[6:0	0]	VCOMH	VMH[6:0]		VCOMH	VMH[6:0]	VCOM	1H
	000000		2.500	0011011	27	3.175	0110110	54	3.850	1010001	8		
	000000		2.525 2.550	0011100 0011101	28 29	3.200 3.225	0110111 0111000	55 56	3.875 3.900	1010010 1010011	_	_	
	000001		2.575	0011110	30	3.250	0111001	57	3.925	1010100		_	
	000010		2.600	0011111	31	3.275	0111010	58	3.950	1010101	_		
	000010		2.625 2.650	0100000 0100001	32	3.300 3.325	0111011 0111100	59 60	3.975 4.000	1010110 1010111	_		
	00001		2.675	0100001	34	3.350	0111101	61	4.025	10111000			
	000100		2.700	0100011	35	3.375	0111110	62	4.050	1011001	89		
	000100		2.725 2.750	0100100 0100101	36 37	3.400 3.425	0111111 1000000	63 64	4.075 4.100	1011010 1011011	_		
	00010		2.750	0100101	38	3.450	1000001	65	4.100	1011101			
	000110	00 12	2.800	0100111	39	3.475	1000010	66	4.150	1011101	9	3 4.82	5
	000110		2.825 2.850	0101000 0101001	40 41	3.500 3.525	1000011 1000100	67 68	4.175 4.200	1011110 1011111			
	00011		2.875	0101001	42	3.550	1000100	69	4.225	1100000			
	001000	00 16	2.900	0101011	43	3.575	1000110	70	4.250	1100001	9	7 4.92	5
	001000		2.925	0101100	44	3.600	1000111	71	4.275	1100010	_		
	001001		2.950 2.975	0101101 0101110	45 46	3.625 3.650	1001000 1001001	72 73	4.300 4.325	1100011 1100100	99		
	001010		3.000	0101111	47	3.675	1001010	74	4.350	1100101			
	001010		3.025	0110000	48	3.700	1001011	75	4.375			Not Perm	nitted
	001011		3.050 3.075	0110001 0110010	49 50	3.725 3.750	1001100 1001101	76 77	4.400 4.425	0111111	1 12	27	
	001100		3.100	0110010	51	3.775	1001101	78	4.450				
	001100		3.125	0110100	52	3.800	1001111	79	4.475				
	001101	0 26	3.150	0110101	53	3.825	1010000	80	4.500	l			
cription	-Set VC	OML Vol	ltage										
	VML	[6:0]	VCOML	VML[6	:0]	VCOML	VML[6:	0]	VCOML	VM	IL[6:0]	VC	OML
	000000		-2.500	0011011	27	-1.825	0110110	54	-1.150	10100			.475
	00000		-2.475 -2.450	0011100 0011101	28 29	-1.800 -1.775	0110111 0111000	55 56	-1.125 -1.100	10100	_		450 .425
	00000		-2.425	0011110	30	-1.750	0111001	57	-1.075	10101			400
	000001		-2.400	0011111	31	-1.725	0111010	58	-1.050	10101			.375
	00001		-2.375 -2.350	0100000 0100001	32 33	-1.700 -1.675	0111011	59 60	-1.025 -1.000	10101			350 .325
	00001		-2.325	0100010	34	-1.650	0111101	61	-0.975	10110	_		300
	00010		-2.300	0100011	35	-1.625	0111110	62	-0.950	10110	_		.275
	00010		-2.275 -2.250	0100100 0100101	36 37	-1.600 -1.575	0111111 1000000	63 64	-0.925 -0.900	10110			250 .225
	00010		-2.225	0100101	38	-1.550	1000001	65	-0.875	10111	_		200
	000110		-2.200	0100111	39	-1.525	1000010	66	-0.850	10111	_		.175
	00011		-2.175 -2.150	0101000 0101001	40	-1.500 -1.475	1000011	67 68	-0.825 -0.800	10111			150 .125
	00011		-2.150 -2.125	0101001	41	-1.475	1000100	69	-0.800	11000			100
	00100	00 16	-2.100	0101011	43	-1.425	1000110	70	-0.750	11000	01	97 -0	.075
	00100		-2.075	0101100	44	-1.400	1000111	71	-0.725	11000		_	050
	00100		-2.050 -2.025	0101101 0101110	45 46	-1.375 -1.350	1001000	72 73	-0.700 -0.675	11000			.025 000
	00100		-2.000	0101111	47	-1.325	1001001	74	-0.650	1100		101	
	001010	01 21	-1.975	0110000	48	-1.300	1001011	75	-0.625				ermitted
	00101		-1.950	0110001	49	-1.275	1001100	76	-0.600	11111	11	127	
	00101		-1.925 -1.900	0110010 0110011	50 51	-1.250 -1.225	1001101	77 78	-0.575 -0.550	-			
	00110		-1.875	0110011	52	-1.225	1001111	79	-0.525				
	00110		-1.850	0110101	53	-1.175	1010000	80	-0.500				
						-							
	-If this r	egister n	ot using th	ne register	need	be reserve	ed.						
triotion	-The VC	OM amp	olitude: VC	COMH-VC	OML	<=5.5V							
triction	-The de	viation va	alue of VC	OMH/VC	OML b	oetween wi	th Measure	ement	and Spe	cification	Max	<=25mV	
	1			OMAC be					-			\ /	

Page 164 of 200

-The deviation value of VCOMAC between with Measurement and Specification: Max <= 50mV






			Status	s	Availability	
		Normal Mode O	n, Idle M	lode Off, Sleep Out	Yes	
Register		Normal Mode O	n, Idle M	lode On, Sleep Out	Yes	
Availability		Partial Mode Or	n, Idle M	ode Off, Sleep Out	Yes	
		Partial Mode Or	n, Idle M	ode On, Sleep Out	Yes	
		Sleep In			Yes	
	Г	_		Default Va	alue	
		Status	nVM	VMH[6:0]	VML[6:0]	
Default		Power On Sequence	0d	67d	77d	
		SW Reset	0d	67d	77d	
		HW Reset	0d	67d	77d	
Flow Chart	1st Par	vMCTR(C5h) rameter: VMH[6:0] arameter: VML[6:0]				Legend Command Parameter




14.2.51 VCOM Offset Control (C7h)

C7U						VO	OM Offset	Control					
С7Н	D/CV	DDV	MDY	D17.0	D.7	1	1		DO	Do	D1	D0	шем
0	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command 1 st	0	1	Ť	Х	1	1	0	0	0	1	1	1	C7h
Parameter	1	1	1	0	nVM*	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0	40h
	-Set V0	COMH V	oltage										
				VMF	[6:0]	VCOMI	I Output	vco	ML Outp	ut Level			
					0	"V	MH"		"VML'	'			
					1		H"-63d		"VML"-6				
					2	"VMI	H"-62d		"VML"-6	2d			
					:		:		:				
					2		H"-2d		"VML"-2				
					3		H"-1d		"VML"-1				
					i4 i5		<u>MH"</u> ⊔".1d		"VML"				
					66		<u>H"+1d</u> H"+2d		"VML"+				
						VIVI			V IVIL +	<u> 2</u> u			
				1:	26	"VMF	H"+62d		"VML"+6	2d			
Description					27		H"+63d		"VML"+6				
	nVM VMF[6:0] value 0 VCOM offset value from NV memory 1 VCOM offset value in the VMF[6:0] of this register not use the register need be reserved.						√ memory						
Restriction				-		e reserved				uuld ho ooi	+ 14°		
Restriction				-		e reserved		/MF[6:0] re		ould be se	t '1'		
Restriction				-		e reserved	command,		meter sho	ould be set	t '1'		
Restriction				utput volt	age with \	e reserved VMF[5::0] (Sta de On, Idle	command, tus a Mode Off	nVM para	meter sho	ability	t '1'		
Register				utput volt	age with \ ormal Moo	e reserved VMF[5::0] Sta de On, Idle de On, Idle	tus Mode Off	nVM para , Sleep Ou , Sleep Ou	Meter sho	ability es	t '1'		
Register				No P	ormal Moo ormal Moo ormal Moo	e reserved. VMF[5::0] Sta de On, Idle de On, Idle le On, Idle	tus Mode Off Mode Off	nVM para , Sleep Ou , Sleep Ou Sleep Out	Availat Y	ability es es	t '1'		
Register				No P	ormal Moo ormal Moo artial Moo artial Moo	e reserved. VMF[5::0] Sta de On, Idle de On, Idle le On, Idle	tus Mode Off Mode Off	nVM para , Sleep Ou , Sleep Ou	Avail: t Y t Y	ability es es es es	t '1'		
Register				No P	ormal Moo ormal Moo ormal Moo	e reserved. VMF[5::0] Sta de On, Idle de On, Idle le On, Idle	tus Mode Off Mode Off	nVM para , Sleep Ou , Sleep Ou Sleep Out	Avail: t Y t Y	ability es es	t '1'		
Register				No P	ormal Moo ormal Moo artial Moo artial Moo eep In	Sta de On, Idle de On, Idle de On, Idle le On, Idle	tus Mode Off Mode On,	, Sleep Ou , Sleep Ou Sleep Out	Avail: t Y t Y Y	ability es es es es es	t '1'		
Register				No No P	ormal Moo ormal Moo artial Moo artial Moo eep In	e reserved VMF[5::0] v Sta de On, Idle de On, Idle le On, Idle	tus Mode Off Mode On,	nVM para , Sleep Ou , Sleep Out Sleep Out	Availate Y	ability es es es es es	t '1'		
Register Availability				No No SI	ormal Moo ormal Moo artial Moo artial Moo eep In Stati	e reserved VMF[5::0] v Sta de On, Idle de On, Idle le On, Idle	tus Mode Off Mode On,	nVM para , Sleep Ou , Sleep Out Sleep Out Sleep Out	Availate Y	ability es es es es es	t '1'		
Restriction Register Availability Default				No No SI	ormal Moo ormal Moo artial Moo artial Moo eep In	e reserved VMF[5::0] v Sta de On, Idle de On, Idle le On, Idle	tus Mode Off Mode On,	nVM para , Sleep Ou , Sleep Out Sleep Out	Avail: t Y t Y Y Y Y V V V V V V V V V V V V V V V V	ability es es es es es	t '1'		










14.2.52 Write ID4 Value (D3h)

D3H		Read the ID4 value													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	Х	1	1	0	1	0	0	1	1	D3h		
1 st Parameter	1	↑	1	х	х	х	х	х	х	х	х	х	х		
2 nd Parameter	1	↑	1	х	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410	91h		
3 rd Parameter	1	1	1	х	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420	63h		
4 th Parameter	1	1	1	х	х	х	х	х	ID433	ID432	ID431	ID430	00h		
5 th Parameter	1	1	1	Х	Х	х	х	х	х	х	х	х	х		
Description	-The 1 st -The 2 ^{nc} -The val -Current -The 3 rd -The 4 th -When t	ead the Driver IC information from mask value. Incred the EXTC pin. It is parameter is dummy data It is parameter ID41[7:0] is Driver IC ID code. (Default value=91h) It is value be defined later Incrently, "01h", "02h", "03h", "05h" can't be used. It is a grameter ID42[7:0] is Driver IC Part number ID. (The code be define by Driver IC Vendor, and default value=63h) It is a grameter ID43[7:0] is Driver IC version ID In the Driver maker modifies any function it should be modify the parameters at this ID code before sample out also. Driver Maker don't need 2 parameter if can't reduce to one parameter. In the parameters are not enough Driver makers can add or reduce yourself													
Restriction	-														
Register Availability		-If the parameters are not enough Driver makers can add or reduce yourself													
Default		· · · · · · · · · · · · · · · · · · ·													









14.2.53 NV Memory Function Controller(1) (D5h)

D5H		NV Memory Function Controller1												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	1	1	0	1	1	0	1	0	D5h	
1 st Parameter	1	1	↑	х	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20	00h	
2 nd Parameter	1	1	1	х	OTP_ BS	0	0	0	OTP_ VMF3	OTP_ VMF2	OTP_ VMF1	OTP_ VMF0	00h	

- -ID2,ID3,and VMF can be written four times.
- -Read status(written times) of the NV memory.
- -Written times for ID2

ID2				1 st Par	ameter			
Times								
	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20
1 st	0	0	0	0	0	0	0	1
2 nd	0	0	0	0	0	0	1	1
3 rd	0	0	0	0	0	1	1	1
4 th	0	0	0	0	1	1	1	1

Description

-Written times for ID3

ID3				1 st Par	ameter			
	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20
1 st	0	0	0	1	0	0	0	0
2 nd	0	0	1	1	0	0	0	0
3 rd	0	1	1	1	0	0	0	0
4 th	1	1	1	1	0	0	0	0

-Written times for OTP_VMF





		OTP. Times	_VMF		2 nd Par	ameter	
		Times		VMF3	VMF2	VMF1	VMF
		1 ^s	t	0	0	0	1
		2 ⁿ	d	0	0	1	1
		3 ^{ro}	i	0	1	1	1
		4 ^{tl}	1	1	1	1	1
	-Parameter 1						
	bit[7:4] :	ID3 Mark	bit	defa	ult by OTP		
	bit[3:0] :	ID2 Mark			ult by OTP		
	-Parameter 2						
	bit[7] :	OTP Busy	status	1'b0			
	bit[6:4] :	None		3'd0			
	bit[3:0]:	VMF Mark	c bit	defa	ult by OTP		
	MTP write EPW Please see MTF			ogram(Data	a write) for I	more detai	I
				5	Status		Av
					dla Mada C	off Class C	\t
			Normal				
Register			Normal	Mode On, I	dle Mode C	n, Sleep C	Out
Register Availability			Normal Partial N	Mode On, I Mode On, Id	dle Mode C dle Mode O	n, Sleep C ff, Sleep C	Out Out
			Normal Partial N	Mode On, I Mode On, Id Mode On, Id	dle Mode C	n, Sleep C ff, Sleep C	Out Out
			Normal Partial N Partial N	Mode On, I Mode On, Id Mode On, Id	dle Mode C dle Mode O	on, Sleep C ff, Sleep C n, Sleep C	Out Out Out
Availability		Po	Normal Partial N Partial N Sleep In	Mode On, Id Mode On, Id Mode On, Id	dle Mode C dle Mode O	On, Sleep C ff, Sleep C n, Sleep C	Out Out Out Out
			Normal Partial N Partial N	Mode On, Id Mode On, Id Mode On, Id	dle Mode C dle Mode O	On, Sleep Con, Sleep C	Out Out Out





14.2.54 NV Memory Function Controller(2) (D6h)

D6H					NV	Memory	Function	Controll	er1				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	1	1	0	1	1	0	1	0	D6h
1 st	1	1	↑	Х	OTP_	OTP_	OTP_	OTP_	OTP_	OTP_	OTP_	OTP_	00h
Parameter			'		D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	
2 nd Parameter	1	1	1	х	0	0	0	0	0	0	OTP_ TP[1]	OTP_ TP[0]	00h
	-Parame	eter 1											
	bi	it[7:0] :	OTP W	rite Data		OTP_D[7	:0]						
			ID2[7:0]]									
			ID3[7:0]]									
			-	'MF[6:0]}									
Description					BG_AD[1	:0], OSC_	CT[2:0]}						
	-Parame	eter 2	OTP ty	pe selecti	on:								
	bi	it[1:0]:	OTP Ac	ldress		OTP[1:0]							
			00: ID2	, 01:I	D3,	10:VMF,	11:Ctr	1					
	MTP wri	to EDWR	ITE comm	and									
			Access se		r program	(Data writ	e) for mor	e detail					
						Statu	s		Availal	oility			
				Norn	nal Mode	On, Idle M	lode Off, S	Sleep Out	Ye	S			
Register								Sleep Out					
Availability								Sleep Out	Ye				
						On, Idle M	lode On, S	Sleep Out	Ye				
				Slee	h III				Ye	>			
			П	S	tatus			Default \	/alue		1		
Default					n Sequenc	e		N/A					
Derault				SW Rese	t			N/A	ı				
				HW Rese	t			N/A					
Flow Chart													





14.2.55 NV Memory Function Controller(3) (D7h)

				NV	Memory	Function	Controll	er1				
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
0	1	1	Х	1	1	0	1	1	0	1	0	D7h
1	1	1	х	0	1	0	1	0	1	0	1	55h
1	1	↑	Х	1	0	1	0	1	0	1	0	AAh
1	1	1	Х	0	1	1	0	0	1	1	0	66h
Please s	ee MTP A	Access se	quence fo	r program	(Data write	e) for mor	e detail					
					Status	s		Availa	bility			
			Norr	nal Mode	On, Idle M	lode Off, S	Sleep Out					
			Norr	nal Mode	On, Idle M	lode On, S	Sleep Out	Ye	S			
			Part	ial Mode (On, Idle M	ode Off, S	Sleep Out	Ye	s			
			Part	ial Mode (On, Idle M	ode On, S	Sleep Out	Ye	S			
			Slee	p In				Ye	S			
			c	tatua			Default \	/alua				
					`a							
					,,,							
					•					<u> </u>		
	0 1 1 1 MTP wri	0 1 1 1 1 1 1 1 MTP write EPWR	0 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ MTP write EPWRITE comm Please see MTP Access see	0 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x MTP write EPWRITE command Please see MTP Access sequence for Norm Norm Part Siee See Power Or SW Rese	D/CX RDX WRX D17-8 D7 0 1 ↑ x 1 1 1 ↑ x 0 1 1 ↑ x 1 1 1 ↑ x 0 MTP write EPWRITE command Please see MTP Access sequence for program Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ x 1 1 1 1 ↑ x 0 1 1 1 ↑ x 1 0 1 1 ↑ x 0 1 MTP write EPWRITE command Please see MTP Access sequence for program(Data write Normal Mode On, Idle Mode On,	D/CX RDX WRX D17-8 D7 D6 D5 0 1 ↑ x 1 1 0 1 1 ↑ x 0 1 0 1 1 ↑ x 0 1 1 MTP write EPWRITE command Please see MTP Access sequence for program(Data write) for more program (Data write)	D/CX RDX WRX D17-8 D7 D6 D5 D4 0 1 ↑ x 1 1 0 1 1 1 ↑ x 0 1 0 1 1 1 ↑ x 0 1 1 0 MTP write EPWRITE command Please see MTP Access sequence for program(Data write) for more detail Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Normal Mode On, Idle Mode On, Sleep Out Sleep In Status Default Very Power On Sequence N/A SW Reset N/A	0 1 ↑ x 1 1 0 1 1 1 1 ↑ x 0 1 0 1 0 1 1 ↑ x 1 0 1 0 1 1 1 ↑ x 0 1 1 0 0 MTP write EPWRITE command Please see MTP Access sequence for program(Data write) for more detail Status Availal Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence N/A SW Reset N/A	D/CX	D/CX	D/CX






14.2.34 Read ID1 (DAh)

DAH	RDID1 (Read ID1)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	↑	1	х	х	×	Х	х	Х	х	х	х	х
2 nd Parameter	1	↑	1	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h
	This re	ad byte	return 8	-bit LCD	module	s's ID.							
Description	The 1 st	parame	eter is du	ımmy da	ıta								
Description	The 2 ⁿ	d param	eter (ID1	7to ID10	0): LCD	module	manufa	cturer ID					
	X = Do	n't care											
Restriction													
						Statu			Availa	bility			
								Sleep Out	Ye				
Register								Sleep Out	Ye				
Availability								Sleep Out	Ye				
				Sleep		Jn, iale ivi	ode On, s	Sleep Out	Ye Ye				
						Status		Default V	alue				
5 ();					Pow	er On Sec		54h					
Default						SW Rese		54h					
	Note : II	01 can be	modified	by metal	option	HW Rese	∌l [54h					
		S	erial I/F N	1ode		Parall	el I/F Mo	de		L	egend	į	
									!	C	ommand		
		F	RDID1(DAh))		RI	DID1(DAh)	Ho	ost I	P	arameter	7 İ	
Flavo Obavit	***************************************	•••••••	·····	•••••••			—	Dri	iver		Display		
Flow Chart	/	Sene	d 2nd parame ID1[7:0]	eter /	7 /	Du	ımmy Read		, ! !		Action	>	
	_		201[7.0]	/				/	1		Mode		
					/		2nd parame	ter /	, i	Seque	ntial transfer		
							ID1[7:0]	/	 	Seque			





DBH						RDI	D2 (Read	ID2)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	↑	1	x	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	х	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h
	This rea	d byte re	turns 8-bi	t LCD mod	dule/driv	er version l	D						
	Th ^e 1st p	oaramete	r is dumm	y data									
	Th ^e 2nd	paramete	er (ID26 to	D20): L0	CD modu	ule/driver v	ersion ID						
	Parameter Range: ID=80h to FFh Note: See command RDDID(04h) 3rd parameter												
Description													
		D7 to D0		Versio	n	С	hanges						
		80h		TBD			TBD						
		81h 82h		TBD			TBD						
			TBD			TBD							
		83h		TBD		TBD							
		-		TBD			TBD]				
Restriction													
						Statu	s		Availa	bility			
				Norm	nal Mode	On, Idle M	Node Off,	Sleep Out	: Ye	es			
Register				Norm	nal Mode	On, Idle N	lode On,	Sleep Out	: Ye	es			
Availability						On, Idle M							
						On, Idle M	lode On, S	Sleep Out					
				Sleep	o In				Ye	es			
						Status		Default \	/alue				
Default					Power		See Desc	•					
Doradit						SW Reset		See Desc	•				
					ŀ	HW Reset	;	See Desc	ription				
			Serial I/F	Mode	Mode Parallel I/F Mode						Legei	nd	-1
										I I		—	į







14.2.36 Read ID3 (DCh)

	RDID3 (Read ID3)												
DCH	D/CX	RDX	WRX	D17-8	D7	D6	D3 (Read D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VV □ ∧	Х	1	1	0	1	1	1	0	0	DCh
1 st Parameter	1	1	1	X	х	x	х	х	х	x	х	х	Х
2 nd Parameter	1	1	1	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h
Description Restriction	-This read byte return 8-bit LCD module/driver ID -The 1st parameter is dummy data -The 2nd parameter (ID37 to ID30): LCD module/driver ID -Parameter range: ID=00h to FFh Note: See command RDDID(04h) 4th parameter												
Register Availability				Norm Parti Parti	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In					bility es es es es			
Default					Pow	Status er On Sec SW Rese HW Rese	et	Default V 66h 66h 66h	alue				
Flow Chart	Serial I/F Mode RDID3(DCh) RDID3(DBh) Send 2nd parameter ID3[7:0] Dummy Read Send 2nd parameter ID3[7:0]								Host Driver	Seq	Command Parameter Display Action Mode		






14.2.56 Positive Gamma Correction Setting (E0h)

E1H	Postive Gamma Correction Setting												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	1	1	0	0	0	0	1	E0h	
1 st Parameter	1	1	1	х	х	VP63[5:0]							
2 nd Parameter	1	1	1	х	х	VP62[5:0]							
3 rd Parameter	1	1	1	х	х	VP61[5:0]							
4 th Parameter	1	1	1	х	х	VP59[5:0]							
5 th Parameter	1	1	1	х	х	VP57[5:0]							
6 th Parameter	1	1	1	х	х	х	x VP50[4:0]						
7 th Parameter	1	1	1	х		VP43[6:0]							
8 th Parameter	1	1	1		VP2	7[3:0]	х						
9 th Parameter	1	1	1	х				VP20[6:0]]			х	
10 th Parameter	1	1	1	х	х	х	x VP13[4:0]						
11 th Parameter	1	1	1	х	х	VP6[5:0]							
12 th Parameter	1	1	1	х	х	VP4[5:0]							
13 th Parameter	1	1	1	х	х	VP2[5:0]							
14 th Parameter	1	1	1	х	х	VP1[5:0]						х	
15 th Parameter	1	1	1	х	х	VP0[5:0]						х	
Description Restriction	Set the gray scale voltage to adjust the gamma characteristics of the TFT panel. It apply to gamma curve selection for only activate when EXTC=1 and GAM_R_SEL=1 VP0 is the maximum gamma output voltage in positive polarity. VP63 is the minimum gamma output voltage in positive polarity.												
				Norma	l Mode On	Status Idle Mode	Off Sleen (ilability Yes				
Register						On, Idle Mode Off, Sleep Out Yes On, Idle Mode On, Sleep Out Yes							
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes												
,	Partial Mode On, Idle Mode On, Sleep Out Yes												
		Sleep In Yes											
				Stat	tus	Default Value							
5			-			1 st ~ 9 th Parameter							
Default				Power On S	equence	All "00"							
				SW Reset		All "00"							
			_	HW Reset		1	All	"00"					












14.2.57 Negative Gamma Correction Setting (E1h)

E1H	Negative Gamma Correction Setting												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	1	1	1	0	0	0	0	1	E1h	
1 st Parameter	1	1	1	х	х	VN0[5:0]							
2 nd Parameter	1	1	1	х	х	VN1[5:0]							
3 rd Parameter	1	1	1	х	х	VN2[5:0]							
4 th Parameter	1	1	↑	Х	х	VN4[5:0]							
5 th Parameter	1	1	1	х	х	VN6[5:0]							
6 th Parameter	1	1	1	х	х	x VN13[4:0]						х	
7 th Parameter	1	1	1	х		VN20[6:0]							
8 th Parameter	1	1	1		VN:	36[3:0]	х						
9 th Parameter	1	1	1	х		VN43[6:0]							
10 th Parameter	1	1	1	х	х	x VN50[4:0]						х	
11 th Parameter	1	1	1	х	х	VN57[5:0]							
12 th Parameter	1	1	1	Х	х	VN59[5:0]							
13 th Parameter	1	1	1	х	х	VN61[5:0]							
14 th Parameter	1	1	1	х	х	VN62[5:0]						х	
15 th Parameter	1	1	1	х	х	VN63[5:0]						х	
Description Restriction	Set the gray scale voltage to adjust the gamma characteristics of the TFT panel. It apply to gamma curve selection for only activate when EXTC=1 and GAM_R_SEL=1 VN0 is the minimum gamma output voltage in negative polarity. VN63 is the maximum gamma output voltage in negative polarity.												
				N		Status	0" 0		ilability				
Register						Idle Mode			Yes Yes				
Availability													
	Partial Mode On, Idle Mode On, Sleep Out Yes												
		Sleep In Yes											
		Status					Default Value						
D ();			-			1 st ~ 9 th Parameter							
Default		Power On Sequence					All "00"						
		SW Reset					All "00"						
				HW Reset		1	A	l "00"					









14.2.58 GAM_R_SEL (F2h)

F2h						Gamma Se	tting (Gree	en)				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	1	1	1	0	0	1	0	F2h
1 st Parameter	1	1	1	x	x	х	х	x	х	х	GAM_R_ SEL	x
Description	GAM_R_SEL: Gamma adjustment E0h and E1h enable control 0: Disable (Default) 1: Enable											
Restriction	-	-										
						Status		Av	ailability			
				Normal Mode On, Idle Mode Off, Sleep Out					Yes			
Register					Normal Mode On, Idle Mode On, Sleep Out You							
Availability					Partial Mode On, Idle Mode Off, Sleep Out				Yes			
				Partial Mode On, Idle Mode On, Sleep Out					Yes			
				Sleep	ln .				Yes			
				Sta	atus		Defa	ault Value				
Default				Power On	Sequence			0h				
Delauit				SW Reset				0h				
				HW Reset			0h					






15. Example Connection with Panel direction and Different Resolution

Application of connect with panel direction (when GM='011') 15.1


Case 1: (This is default case)

- 1st Pixel is at Left Top of the panle
- RGB filter order = RGB



- Direction default setting(H/W) SMX = 0SMY = 0SRGB = 0
- S1 = Filter R S2 = Filter G S3 = Filter B
- Display direction control (S/W) X- Mirror control by MX Y- Mirror control by MY

- -XY- Exchange control by MV









Case 2:

- 1st Pixel is at Left Top of the panel
- RGB filter order = BGR




- Direction default setting(H/W) SMX = 0SMY = 0SRGB = 1 S1 = Filter B S2 = Filter G
- S3 = Filter R
- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- -XY- Exchange control by MV




Case3:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = "RGB"



- Direction default setting(H/W)
- SMX = 0SMY = 0
- SRGB = 0
- S1 = Filter R
- S2 = Filter G
- S3 = Filter B
- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- -XY- Exchange control by MV









Case 4:

- 1st Pixel is at Right-Bottom of the panel
- RGB filter order = "BGR"



- Direction default setting(H/W) SMX = 0 SMY = 0 SRGB = 1 S1 = Filter B S2 = Filter G
- S3 = Filter R
- Display direction control (S/W) - X- Mirror control by MX - Y- Mirror control by MY -XY- Exchange control by MV








15.2 Application of connection with Different resolution


Case 1 of Resolution (132RGB x 132)(GM[2:0]="101") RAM size=132 x 132 x 18-bits(Used) Display size = 132RGB x 132








2) Example for SMX=SMY='1'




Case 2 of Resolution (130RGB x 130)(GM[2:0]="100") RAM size=130 x 130 x 18-bits(Used) Display size = 130RGB x 130






2) Example for SMX=SMY='1'



Case 3 of Resolution (128RGB x 160)(GM[2:0]="011") RAM size=128 x 160 x 18-bits(Used) Display size = 128RGB x 160








- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0


2) Example for SMX=SMY='1'




Case4 of Resolution (120RGB x 160)(GM[2:0]="010") RAM size=120 x 160 x 18-bits(Used)

Display size = 120RGB x 160






2) Example for SMX=SMY='1'




Case 5 of Resolution (128RGBx128)(GM[2:0]="001") RAM size=128 x 128 x 18-bits(Used)






2) Example for SMX=SMY='1'



Case 6 of Resolution (132RGB x 162)(GM[2:0]="000") RAM size = $132 \times 162 \times 18$ -bits(Used) Display size = 132RGB x 162








- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0




- SRGB = 0





16. OTP Programming Flow



Note. Please remove external power 6.5V after programming.





17. Electrical Characteristics

17.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9163C is used out of the absolute maximum ratings, the ILI9163C may be permanently damaged. To use the ILI9163C within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9163C will malfunction and cause poor reliability.

Item	Symbol	Unit	Value Note
Supply voltage	VCI	V	-0.3 ~ + 4.8
Supply voltage (Logic)	VDDI	V	-0.3 ~ + 4.6
Supply voltage (Digital)	VCC	V	-0.3 ~ + 2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ + 33.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	℃	-40 ~ + 85
Storage temperature	Tstg	℃	-55 ~ + 110

Notes: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

17.2 DC Characteristics

Item	Symbol	Uni t	Condition	Min.	Тур.	Max.	Note			
Power & Operation Voltage										
Analog Operating voltage	VCI	V	Operating voltage	2.5	2.78	4.8	Note2			
Logic Operating voltage	VDDI	V	I/O supply voltage	1.65	1.8/2.78	3.3	Note2			
Digital Operating voltage	VCC	V	Digital supply voltage		1.8		Note2			
Gate Driver High voltage	VGH	V		10.0		16.0	Note3			
Gate Driver Low voltage	VGL	V		-16.0		-7.5	Note3			
Driver Supply voltage		V	VGH-VGL	19		32	Note3			
Input/Output	1	ı	Т			ı	Г			
Logic High level input voltage	VIH	V		0.7VDDI		VDDI	Note1,2,3			
Logic Low level input	VIL	٧		VSS		0.3VDDI	Note1,2,3			
Logic High level output voltage	VOH	٧	IOH = -1.0mA	0.8VDDI		VDDI	Note1,2,3			
Logic High level output	VOL	٧	IOL = 1.0mA	VSS		0.2VDDI	Note1,2,3			
Logic input leakage	IIL	μΑ	VIN = VDDI or VSS	-0.1		+0.1	Note1,2,3			
Sleep in current	I _{SLP}	μΑ	VCI=VDDI=2.8V Ta=25 ℃	,		70	Note1,2,3			
VCOM Operation										





VCOM High voltage	VCOMH	V	Ccom=12nF	2.5	5.0	Note 3
VCOM Low voltage	VCOML	V	Ccom=12nF	-2.5	0.0	Note 3
VCOM Amplitude	VOMA	V	VCOMH-VCOML	4.0	5.5	Note 3
Source Driver						
Source output range	Vsout	V		0.1	AVDD-0.1	Note4
Gamma reference	GVDD	V		3.0	5.0	Note3

Note 1: VDDI=1.65 to 3.3V, VCI=2.5 to 4.8V, AGND=GND=0V, Ta=-30 to $70^{\circ}\!\!$ C (to +85 $^{\circ}\!\!$ C no damage)

Note2: Please supply digital VDDI voltage equal or less than analog VCI voltage. (VDDI ≤ VCI)

Note2,3,4: When the measurements are performed with LCD module. Measurement Points are like below.

Note3: CSX, RDX, WRX, D[23:0], D/CX, RESX, TE, PCLK, VS, HS, DE, SDA, SCL, GM2, GM1, GM0, RCM1, RCM0, P68, IM2, IM1, IM0,

SRGB, REV, SMX, SMY, RL, TB, IDM, SHUT, PREG, GS and Test pins.


Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel





17.3 AC Characteristics

17.3.1. Parallel CPU 18/16/9/8-bit Bus



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Table 17.3.1 AC characteristics of parallel CPU I/F in asynchronous mode

Signal	Symbol	Parameter		max	unit	description
D/CX	tast	Address setup time			ns	
D/CX	taht	Address hold time(Write/Read)	10		ns	
	tchw	"S""H" Pulse Widtch	0		ns	
	tcs	Chip Select setup time (Write)	10		ns	
CSX	trcs	Chip Select setup time (Read ID)	45		ns	
	trcsfm	Chip Select setup time (Read FM)	355		ns	
	tcsf	Chip Select Wait time(Write/read)	10		ns	
	twc	Write cycle	66		ns	
WRX	twrh	Controlpulse H duration	15		ns	
	twrl	Control pulse L duration	15		ns	
RDX	trc	Read cycle (ID)	160		ns	When read ID





	trdh	Control pulse H duration(ID)			ns	data
	trdl	Control pulse L duration(ID)	45		ns	
	trcfm	Read cycle (FM)	450		ns	
RDX	trdhfm	Control pulse H duration (FM)			ns	When read from
	trdlfm	Control pulse L duration (FM)		355 ns		frame memory
	tdst	Data setup time	10		ns	F
	tdht	Data hold time	10		ns	For maximum
D[170]	trat	Read access time (ID)		40	ns	CL = 30pF
	tratfm	atfm Read access time (FM)		340	ns	For minimum
	todh Output disable time		20	80	ns	CL = 8pF

Note 1: VDDI 1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=GND=0V, Ta=-30 to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)

Note 2: This input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for input signals





17.3.2. Display Serial Interface (SPI)

17.3.2.1 3-pin Serial Interface




Table 17.3.2.1: 3-pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCSS	Chip select setup time	10		ns	
CSX	TCSH	Chip select hold time	30		ns	
	TCHW	Chip select "H" pulse width	30		ns	
	TSCYCW	Serial clock cycle(Write)	66		ns	
	TSHW	S"L""H" pulse width(Write)	15		ns	
SCL	TSLW	S"L""L" pulse width(Write)	15		ns	
SOL	TSCYCR	Serial clock cycle(Read)	150		ns	
	TSHR	S"L""H" pulse width(Read)	60		ns	
	TSLR	S"L""L" pulse width(Read)	60		ns	
	TSDS	Data setup time	5		ns	
SDA(DIN)	TSDH	Data hold time	5		ns	
(DOUT)	TACC	Access time	5	50	ns	For maximum CL = 30pF
	ТОН	Output disable time	10		ns	For minimum CL = 8pF

Note 1: VDDI=1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70° C (to +85 $^{\circ}$ C no damage)

Note 2: The input signal rise time and fall time(tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 10% and 90% of VDDI for Input signals.





17.3.2.2 4-pin Serial Interface




Table 17.3.2.2: 4 pin Serial Interface Characteristics


		•				
Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCSS	Chip select setup time	10		ns	
CSX	TCSH	Chip select hold time	30		ns	
	TCHW	Chip select "H" pulse width	30		ns	
	TSCYCW	Serial clock cycle(Write)	66		ns	
	TSHW	S"L""H" pulse width(Write)	15		ns	
SCL	TSLW	S"L""L" pulse width(Write)	15		ns	
TSCYCR		Serial clock cycle(Read)	150		ns	
	TSHR	S"L""H" pulse width(Read)	60		ns	
	TSLR	S"L""L" pulse width(Read)	60		ns	
D/CX	TDCS	D/CX setup time	5		ns	
D/CX	TDCH	D/CX hold time	5		ns	
	TSDS	Data setup time	5		ns	
SDA(DIN)	TSDH	Data hold time	5		ns	
(DOUT)	TACC	Access time	5	50	ns	For maximum CL = 30pF
	TOH	Output disable time	10		ns	For minimum CL = 8pF

Note 1: VDDI=1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70°C (to +85°C no damage)

Note 2: The input signal rise time and fall time(tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 10% and 90% of VDDI for Input signals.

17.3.3. Parallel RGB 18/16/6-bit Bus



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TPCLKCYC	TPCLK Cycle time	66		ns	
PCLK	TPCLKLT	Pixel low pulse width	15	-	ns	
	TPCLKHT	Pixel high pulse width	15	-	ns	
VS	TVSST	Vertical Sync. setup time	15	-	ns	
VS	TVSHT	Vertical Sync. hold time	15	-	ns	
HS	THSST	Horizontal Sync. setup time	15	-	ns	
113	THSHT	Horizontal Sync. hold time	15	-	ns	
DE	TDEST	Data Enable setup time	15	-	ns	
DE	TDEHT	Data Enable hold time	15	-	ns	
D[17:0]	TDST	Data setup time	15	-	ns	
D[17:0]	TDHT	Data hold time	15	-	ns	





18. Revision History

Version No.	Date	Page	Description	
V0.01	2009/12/28		New Created	
V0.02	2010/2/2	130	Tearing effect description	
V0.03	2010/2/26	179		
V0.04	2010/3/24	191~197	AC/DC timing revise	
		43	modify type error in Figure 31	
V0.05	2010/3/31	101	Sleep out description	
		10	Modify SMX/SMY decription	
		157	Modify C1h default vaule	
		14	Modify Au bump hight and remove 400um chip thickness	
V0.06	2010/5/10	10	Modify SDA description	
V0.07	2010/5/26	11	LCM[0:1]	
V0.08	2010/7/30	12	Modify TESEL description	
		69~71	Add Gamma structure	
V0.09	2010/9/01	13	To modify VCL description	
		14	Add 300um chip thickness	
		22	SPI 3-wire/4-wire write	
V0.10	2011/01/18	193	Add sleep in current	