

512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

SEPTEMBER 2005

FEATURES

- High-speed access time:
 - 8, 10, and 12 ns
- CMOS low power operation
- Low stand-by power:
 - Less than 5 mA (typ.) CMOS stand-by
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Lead-free available

DESCRIPTION


The *ISSI* IS61LV51216 is a high-speed, 8M-bit static RAM organized as 525,288 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{\textbf{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, $\overline{\textbf{CE}}$ and $\overline{\textbf{OE}}$. The active LOW Write Enable ($\overline{\textbf{WE}}$) controls both writing and reading of the memory. A data byte allows Upper Byte ($\overline{\textbf{UB}}$) and Lower Byte ($\overline{\textbf{LB}}$) access.

The IS61LV51216 is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (9mm x 11mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




TRUTH TABLE

						I/O	I/O PIN			
Mode	WE	CE	ŌĒ	LB	UB	1/00-1/07	I/O8-I/O15	V DD Current		
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2		
Output Disabled	Н	L	Н	Χ	Х	High-Z	High-Z	Icc		
	X	L	Χ	Н	Н	High-Z	High-Z			
Read	Н	L	L	L	Н	Dout	High-Z	Icc		
	Н	L	L	Н	L	High-Z	Dout			
	Н	L	L	L	L	Dout	Dout			
Write	L	L	Χ	L	Н	Din	High-Z	Icc		
	L	L	Χ	Н	L	High-Z	DIN			
	L	L	X	L	L	Din	DIN			

PIN CONFIGURATIONS

44-Pin TSOP (Type II)




PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



PIN CONFIGURATIONS

48-Pin mini BGA (9mmx11mm)



PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
VDD	VDD Related to GND	-0.3 to +4.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Note

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.



OPERATING RANGE

Range	Ambient Temperature	V _{DD}		
Commercial	0°C to +70°C	3.3V +10%, -5%		
Industrial	-40°C to +85°C	3.3V +10%, -5%		

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
lu	InputLeakage	$GND \le V_{IN} \le V_{DD}$	Com. Ind.	–1 –5	1 5	μA
Іго	Output Leakage	GND ≤ Vouт ≤ Vpp Outputs Disabled	Com. Ind.	–1 <i>–</i> 5	1 5	μA

Notes:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

•		_			3	-1	0	-1:	2	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating Supply Current	VDD = Max., IOUT = 0 mA, f = fMAX	Com. Ind.	_	110 120	_	100 110	_	90 100	mA
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\overline{CE} \ge V_{IH}, f = 0$	Com. Ind.	_	30 35	_	30 35	_	30 35	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{split} & \frac{\text{VDD} = \text{Max.,}}{\text{CE}} \geq \text{VDD} - 0.2\text{V,} \\ & \text{VIN} \geq \text{VDD} - 0.2\text{V, or} \\ & \text{VIN} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	_	20 25	_	20 25	_	20 25	mA

Note:

^{1.} V_{IL} (min.) = -2.0V for pulse width less than 10 ns.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1




Figure 2



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


Symbol	Parameter	-8 Min.	Max.	-1(Min.) Max.	-12 Min.	Max.	Unit	
			IVIAA.		IVIAA.		IVIAA.		
t _{RC}	Read Cycle Time	8		10		12		ns	
t AA	Address Access Time	_	8	_	10	_	12	ns	
t oha	Output Hold Time	3	_	3	_	3	_	ns	
t ACE	CE Access Time	_	8	_	10	_	12	ns	
t DOE	OE Access Time	_	3.5	_	4	_	5	ns	
thzoe(2)	OE to High-Z Output	_	3	_	4	0	5	ns	
tlzoe(2)	OE to Low-Z Output	0	_	0	_	0	_	ns	
thzce(2	CE to High-Z Output	0	3	0	4	0	6	ns	
tLZCE(2)	CE to Low-Z Output	3	_	3	_	3	_	ns	
t BA	LB, UB Access Time	_	3.5	_	4	_	5	ns	
thzb(2)	LB, UB to High-Z Output	0	3	0	3	0	4	ns	
tLZB ⁽²⁾	LB, UB to Low-Z Output	0	_	0	_	0	_	ns	
t PU	Power Up Time	0	_	0	_	0	_	ns	
t PD	Power Down Time	_	8	_	10	_	12	ns	

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.


AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}, \overline{UB} \text{ or } \overline{LB} = V_{IL}$)





READ CYCLE NO. 2(1,3)



Notes:

- WE is HIGH for a Read Cycle.
 The device is continuously selected. OE, CE, UB, or LB = VIL.
 Address is valid prior to or coincident with CE LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

Symbol	Parameter	-8 Min. Ma		IO . Max.	-1 Min	2 Max.	Unit	
twc	Write Cycle Time	8 -	– 10		12	_	ns	
tsce	CE to Write End	6.5 -	- 8	_	8	_	ns	
taw	Address Setup Time to Write End	6.5 –	- 8	_	8	_	ns	
t HA	Address Hold from Write End	0 -	- 0	_	0	_	ns	
t sa	Address Setup Time	0 -	- 0	_	0	_	ns	
t PWB	LB, UB Valid to End of Write	6.5 –	- 8	_	8	_	ns	
tpwe1	WE Pulse Width	6.5 –	- 8	_	8	_	ns	
tPWE2	WE Pulse Width (OE = LOW)	8.0 –	- 10	_	12	_	ns	
tsp	Data Setup to Write End	5 –	- 6	_	6	_	ns	
thd	Data Hold from Write End	0 -	- 0	_	0	_	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	— 3.	5 —	5	_	6	ns	
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	2 -	- 2	_	2	_	ns	

Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{3.} The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



AC WAVEFORMS

WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)




Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\textbf{CE}}$ and $\overline{\textbf{WE}}$ inputs and at least one of the $\overline{\textbf{LB}}$ and $\overline{\textbf{UB}}$ inputs being in the LOW state.
- 2. WRITE = $(\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE})$.




AC WAVEFORMS

WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)




WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)





AC WAVEFORMS

WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



Notes:

- 1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t_{SA} , t_{HA} , t_{SD} , and t_{HD} timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



ORDERING INFORMATION:

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
8	IS61LV51216-8T IS61LV51216-8TL IS61LV51216-8M	TSOP (Type II) TSOP (Type II), Lead-free Mini BGA (9mm x 11mm)
10	IS61LV51216-10T IS61LV51216-10M	TSOP (Type II) Mini BGA (9mm x 11mm)
12	IS61LV51216-12T	TSOP (Type II)

Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
8	IS61LV51216-8TI IS61LV51216-8MI	TSOP (Type II) Mini BGA (9mm x 11mm)
10	IS61LV51216-10TI IS61LV51216-10TLI IS61LV51216-10MI IS61LV51216-10MLI	TSOP (Type II) TSOP (Type II), Lead-free Mini BGA (9mm x 11mm) Mini BGA (9mm x 11mm), Lead-free
12	IS61LV51216-12TI	TSOP (Type II)

PACKAGING INFORMATION




Plastic TSOP

Package Code: T (Type II)



Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)												
Millimeters		Inche	Inches		Millimeters		Inches		Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads (N) 32				44				50				
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27	BSC	0.050 l	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	7 REF	0.81	REF	0.032	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



Mini Ball Grid Array

Package Code: M (48-pin)



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



Mini Ball Grid Array Package Code: M (48-pin)

mBGA - 6mm x 8mm

	MILL	IMET	INCHES					
Sym.	Min.	Тур.	Max.	Min. Typ. Max.				
N0. Leads		48						
Α	_	_	1.20	.— — 0.047				
A1	0.25		0.40	0.010 — 0.016				
A2	0.60	_	_	0.024 — —				
D	7.90	8.00	8.10	0.311 0.314 0.319				
D1	5	.60BS	С	0.220BSC				
E	5.90	6.00	6.10	0.232 0.236 0.240				
E1	4	.00BS	С	0.157BSC				
е	0	.80BS	С	0.031BSC				
b	0.40	0.45	0.50	0.016 0.018 0.020				

mBGA - 7.2mm x 8.7mm

	MILL	IMET	ERS	INCHES				
Sym.	Min.	Тур.	Max.	Min. Typ. Max.				
N0. Leads		48						
Α	_	_	1.20	— — 0.047				
A1	0 .24	_	0.30	0.009 — 0.012				
A2	0.60	_	_	0.024 — —				
D	8.60	8.70	8.80	0.339 0.343 0.346				
D1	5	.25BS	3	0.207BSC				
E	7.10	7.20	7.30	0.280 0.283 0.287				
E1	3	.75BS	С	0.148BSC				
е	0	.75BS	0	0.030BSC				
b	0.30	0.35	0.40	0.012 0.014 0.016				

mBGA - 9mm x 11mm

	MILL	IMET	ERS	INCHES
Sym.	Min.	Тур.	Max.	Min. Typ. Max.
N0. Leads		48		
Α	_	_	1.20	— — 0.047
A1	0.24	_	0.30	0.009 — 0.012
A2	0.60	_	_	0.024 — —
D	10.90	11.00	11.10	0.429 0.433 0.437
D1	5	.25BS	С	0.207BSC
E	8.90	9.00	9.10	0.350 0.354 0.358
E1	3	.75BS	С	0.148BSC
е	0	.75BS	С	0.030BSC
b	0.30	0.35	0.40	0.012 0.014 0.016