
PADDLEOCR-VL-CIRCUIT: BUILT FOR SCHEMATIC DIAGRAM UNDERSTANDING

Jianning Zhang

School of Flexible Electronics
Sun Yat-sen University
Shenzhen, Guangdong, China
zhangjn83@mail2.sysu.edu.cn

Yifei Chen

School of Computer Science
Sun Yat-sen University
Guangzhou, Guangdong, China
chenyf376@mail2.sysu.edu.cn

ABSTRACT

Automatic recognition of circuit schematic diagrams is a core challenge in Electronic Design Automation (EDA), involving two heterogeneous tasks: visual text extraction and topological graph tracing. This paper presents CircuitOCR, a circuit schematic OCR and netlist extraction system based on PaddleOCR-VL-0.9B. We construct the V5 Golden multi-source balanced dataset, comprising 1,857 KiCad schematics (500 programmatic synthetic renderings + 1,357 real-world open-source schematics) and 698 Masala-CHAI textbook circuit diagrams. After SPICE artifact cleaning, quality scoring, and stratified sampling, 2,555 independent samples are retained, split 90/10 into training (2,299) and validation (256) sets. Through systematic LoRA ablation experiments, we identify the **root cause of modality collapse**—fine-tuning the vision-language projector (`m1p_AR`) with LoRA destroys pre-trained alignment weights—and propose the LLM-Only LoRA architecture that completely resolves this issue. The final V8-Fixed model adopts a wide LoRA configuration ($r = 16$, $\alpha = 32$, 5.7M trainable parameters). By fixing two critical issues—causal token shift and BPE boundary merging—and training for 3 epochs (1,800 steps) on the V5 Golden dataset, it achieves Avg. NED = 0.7760 on the full easy100 test set (baseline 0.9372, 17.2% relative error reduction) and 0.8257 on easy50 (baseline 0.9634, 14.3% relative error reduction). Training completes in approximately 2 hours on a single NVIDIA RTX 4060 laptop GPU (8 GB VRAM). Model weights, datasets, and an online demo are fully open-sourced.

Keywords Circuit Schematic · OCR · PaddleOCR-VL · LoRA Fine-tuning · Netlist Extraction · Modality Collapse · Low-VRAM Training

1 Introduction

1.1 Research Background and Scarcity

Vision-Language Models (VLMs) have substantially expanded the application boundaries of traditional large language models, demonstrating significant advantages in scenarios requiring visual understanding, such as robotic navigation and document parsing. Compared to traditional OCR pipelines that rely on multi-stage processing and substantial memory overhead, VLMs can directly output structured text from images in an end-to-end manner.

However, in the Electronic Design Automation (EDA) domain, automatic recognition and parsing of circuit schematic diagrams remains a research-scarce direction. Numerous general-purpose OCR benchmark datasets exist (e.g., IC-DAR series, SROIE, FUNSD), covering natural scene text, documents, receipts, and forms, yet no dedicated public benchmark exists for circuit schematic OCR. Existing circuit-related datasets such as Open Schematics [bshada, 2025] and Masala-CHAI [Bhandari et al., 2025] provide circuit diagrams and netlist data, but lack standardized evaluation protocols and difficulty-tiered systems, and their original annotations suffer from severe format mismatch and noise issues. CircuitOCR fills this gap by constructing the first multi-source balanced circuit schematic OCR benchmark (V5 Golden), comprising 2,555 high-quality samples split 90/10 for training/validation, with a 4-tier difficulty evaluation system.

1.2 Industry Demand Value

Automatic circuit schematic recognition is a core requirement in the EDA industry. According to SEMI and WSTS statistics, the global semiconductor market exceeded \$600 billion in 2025, while the PCB design tools market (Cadence, Altium, KiCad, etc.) is approximately \$4 billion. In actual engineering workflows, substantial demand exists for converting schematic diagrams from paper or image format into digital netlists:

1. **Reverse Engineering:** Hardware security audits and compatibility design require recovering original netlists from physical PCBs or images;
2. **Legacy Document Digitization:** Large volumes of paper schematics from the 1980s–2000s require digital archiving;
3. **Cross-Tool Migration:** Schematic formats across different EDA tools are mutually incompatible; image-level OCR can serve as a universal migration bridge;
4. **Open-Source Hardware Community:** Over 500,000 KiCad/EAGLE projects exist on GitHub, many lacking structured netlist exports.

Currently, these tasks primarily rely on manual image-by-image reading and entry, which is extremely inefficient and error-prone. Industry estimates suggest the PCB reverse engineering outsourcing market alone exceeds \$500 million annually, with approximately 30% of time spent on schematic reconstruction.

2 Background and System Setup

2.1 Base Model Specification

This project adopts PaddleOCR-VL as the open-source base model [Cui et al., 2025], whose underlying OCR capabilities are built upon the PP-OCR series of lightweight text detection and recognition systems [Li et al., 2022]. PaddleOCR-VL-0.9B is a Vision-Language Model (VLM) with 908M parameters, integrating a NaViT-style dynamic high-resolution vision encoder with the ERNIE-4.5-0.3B language model. It supports document parsing across 109 languages, covering text, tables, formulas, and charts. Its compact model size (0.9B) makes it suitable for fine-tuning and deployment on consumer-grade GPUs.

2.2 Engineering Scenario Definition

An Electronic Schematic Diagram is a two-dimensional engineering drawing that uses standardized graphical symbols to represent electronic components and their electrical connections. It reflects logical topology rather than physical layout. Circuit schematics belong to the EDA vertical industrial domain and serve as core carriers of engineering drawings and technical documentation. As highly complex technical documents, they contain: text elements (component reference designators e.g. R1, C1; values e.g. 10k, 100nF; net labels e.g. VCC, GND); special characters (Ω , μ , $\pm$); tabular elements (pinout tables, BOM tables, revision change tables); and structured data (connectivity and network topology requiring extraction of structured netlists).

2.3 Task Structure: OCR + Topology Tracing Dual-Task Joint Learning

Circuit schematic understanding is fundamentally a dual-task learning problem comprising two heterogeneous sub-tasks:

Sub-task 1: Visual Text Recognition (Explicit Information Extraction). Direct extraction of visible text elements from images—component reference designators, parameter values, and net labels. This sub-task resembles traditional OCR but faces schematic-specific challenges: small font sizes in dense layouts, special characters (Ω , μ), visual interference between silkscreen and copper layers, and font library differences across drawing tools.

Sub-task 2: Topology Graph Tracing (Implicit Structural Reasoning). Indirect inference of electrical connectivity relationships between components from the image. Wires and net labels define the connection topology between component pins. The model must understand that two pins labeled “VDD” are electrically on the same network despite being spatially separated. This sub-task transcends traditional OCR, involving graph-theoretic semantic reasoning.

The two sub-tasks are jointly optimized through a shared vision encoder and language decoder. Our designed dual-layer evaluation protocol—text NED (evaluating explicit text recognition) and topology F1 (evaluating implicit structural understanding)—measures model capability separately across both dimensions.

2.4 Base Model Failure Modes

The unfine-tuned PaddleOCR-VL-0.9B base model exhibits three typical failure modes on circuit schematic tasks (Figure 1): (1) **Repetitive token degeneration**—the model falls into loops of repeating the same token (e.g., “GND GND GND...”); (2) **Memorized hallucination**—the model outputs generic text fragments memorized from pre-training data rather than performing recognition based on the input image; (3) **Partial recognition with omission**—occasionally correct identification of individual component labels (e.g., “R1”) while missing primary component names, net labels, and parameter values. These failures stem from PaddleOCR-VL’s pre-training data being dominated by general documents (invoices, forms, book pages) with very limited exposure to specialized engineering drawings like circuit schematics.




Figure 1: Baseline model failure example on the KiCad connector interface circuit diagram (benjiaomodular_sot2dip.png). The base model outputs irrelevant device designators like “A1 Arduino_UNO_R3” and repeating “GND” tokens, failing to generate component designators or topological connections.

3 V5 Golden Dataset Construction

3.1 Design Principles and Legacy Issues

During project iteration, we discovered three fatal flaws in earlier dataset versions (V1–V2):

1. **GT-image misalignment:** GT labels generated from the KiCad data model (S-expression parsing) included large amounts of text invisible on rendered images—pin numbers, hidden net names—severely corrupting the training signal;
2. **Format mismatch:** The Open Schematics and Rescaped subsets used a horizontal space-concatenated format (e.g., “+5V 5.1k R3 A1 A1 330 330 R2 R2 1 1”) completely incompatible with the test set’s one-word-per-line vertical format (e.g., “R1\n10k\nGND”)—V4 training set had only 62.1% single-word lines vs. the test set’s 98.6%;
3. **Duplication noise:** 22,340 intra-line adjacent duplicate word pairs, contaminating 24.3% of samples.

V5 Golden was completely rebuilt on three core principles:

Principle 1: GT must align 100% with visible on-image text. Synthetic data uses `draw.text()` synchronous recording; real KiCad data extracts visible text from SVG stroked-text elements; Masala-CHAI extracts component information from SPICE netlists (not OCR). All GT comes from deterministic rules—no AI system is ever used to generate annotations.

Principle 2: Multi-source balance prevents distribution bias. Using all 4,858 Masala-CHAI samples would make them 85.5% of the training set, causing the model to be dominated by SPICE format at the expense of KiCad schematic literal OCR capability. We downsample Masala-CHAI to 698, forming a 0.38:1 ratio against 1,857 KiCad samples.

Principle 3: Format alignment with the test set. We completely removed the Open Schematics (226) and Rescraped (102) subsets, replacing them with the train-real subset (1,357 samples) whose label format (97.9% single-word lines) is nearly perfectly aligned with the test set (98.6%). Intra-line duplication noise dropped from 22,340 to 107 (99.5% reduction).

3.2 Three Data Sources

Source 1: Programmatic Synthetic Renderings (Synthetic V3, 500 images). Circuit topologies (5–30 components, 10 component types) are randomly generated via Python scripts and rendered as PNG images [Zhang and Chen, 2026]. Labels are directly derived from `draw.text()` call logs, sorted in spatial reading order, achieving 100% GT-image alignment.

Source 2: Real-World KiCad Open-Source Schematics (train-real, 1,357 images). Collected from the GitHub/KiCad open-source hardware community. Images are rendered via `kicad-cli SVG export` → `cairosvg` PNG. GT labels are extracted from SVG stroked-text visible text elements in a one-word-per-line vertical format, strictly excluding invisible KiCad internal symbols and hidden-layer text.

Source 3: Masala-CHAI Textbook Circuit Diagrams (698 images, filtered). From the Masala-CHAI open-source dataset [Bhandari et al., 2025] (~7,500 textbook circuits with SPICE netlists). We extract component designators and types/values from SPICE netlists and apply four-category artifact cleaning:

1. **SPICE comments and directives:** Semicolon/asterisk comments, simulation control directives (`.tran`, `.ac`, `.dc`, `.op`);
2. **Mathematical formula expressions:** Brace-enclosed expressions (e.g., `{gm*v(4,8)}`), `VALUE=` statements;
3. **Device parameters:** MOSFET `L=W=` parameters, SPICE node names (e.g., `net7`);
4. **Placeholder templates:** Angle-bracket or square-bracket placeholders (e.g., `<Voltage_Value>`, `[value]`).

After cleaning (4,858 → 4,421 clean samples), we apply composite quality scoring (line count, character diversity, component type variety) and stratified sampling to select 698 high-quality samples.





Figure 2: Samples from the V5 Golden dataset: the three rows represent Synthetic V3 (programmatically generated, 100% GT-image aligned), train-real (real-world open-source KiCad projects, one-word-per-line vertical format), and Masala-CHAI (textbook circuits, SPICE netlist extracted). The formats are highly consistent with the test set, with zero intra-line duplication noise.

3.3 Dataset Split and Statistics

The final dataset contains **2,555 independent schematic samples**, split 90%/10% into training (2,299 samples) and validation (256 samples), with the test set reusing the existing 523-sample benchmark (easy50/100/200/full523). Tables 1 and 2 present detailed statistics.

Test Set (easy50)



Label: U2 | DRV8825PWPR | U1 | DRV8825PWPR | U4 | DRV8825PWPR | U3 | DRV8825PWPR

Figure 3: Test set samples: the 523 test samples are divided into four difficulty tiers based on ground truth sequence length: easy50 (27–109 characters), easy100 (27–163 characters), easy200 (27–296 characters), and full523.

Table 1: Dataset Composition and Source Statistics (V5 Golden)

Source	Count	License	GT Method	GT Quality
Synthetic V3	500	Apache 2.0	draw.text() sync recording	100% aligned
train-real (KiCad)	1,357	CC-BY-4.0	SVG stroked-text extraction	Visible text
Masala-CHAI	698	CC-BY-4.0	SPICE netlist + cleaning	Deterministic
KiCad subtotal	1,857	—	—	—
Masala subtotal	698	—	0.38:1 ratio vs. KiCad	—
Total	2,555	—	Analog/Digital/Mixed-signal/Power	—

Note: Masala-CHAI raw 4,858 samples underwent four-category SPICE artifact cleaning (437 removed), 3-metric quality scoring, and line-count stratified sampling to select 698.

Label Format Characteristics. KiCad-source labels follow a one-word-per-line vertical format (e.g., R1\n10k\nGND), 98.6% aligned with the test set. Masala-CHAI labels follow SPICE netlist style—one component per line (e.g., R1 10k), compact and concise (median 4 lines, 48 characters). Mixed-format training enables the model to learn both literal OCR and structured netlist output. Evaluation uses the `--unordered` flag to eliminate reading-order differences.

Table 2: Training/Validation/Test Split Statistics

Split	Samples	KiCad	Masala	avg Lines	avg Chars
Training	2,299	1,666	633	34.4	286
Validation	256	191	65	35.6	304
Test	523	523	0	—	—
Total	3,078	2,380	698	—	—

3.4 Data Augmentation Strategy

During training, we apply online augmentations: random JPEG compression (quality factor 85–100), random scaling (max_dim 168–384 pixels), and random horizontal flipping.

4 Model Fine-Tuning and Performance Improvement

4.1 LoRA Parameter-Efficient Fine-Tuning

We adopt LoRA (Low-Rank Adaptation) [Hu et al., 2021] for parameter-efficient fine-tuning of PaddleOCR-VL-0.9B. All experiments are conducted on a single NVIDIA RTX 4060 (8 GB VRAM).

4.2 Discovery and Diagnosis of Modality Collapse (V1–V4)

Initial experiments used full LoRA fine-tuning ($r = 8$, q/k/v/o self-attention projections, 2.75M parameters). After training on 2,433 samples, Avg. NED decreased from baseline 0.8848 to 0.8554 (+3.8%). However, we observed a critical problem: output diversity was only 4%—nearly all test samples produced the identical “12\n100\n100...” sequence. We define this as **Modality Collapse**.

Through six controlled variable experiments (E1–E6), we systematically identified the root cause:

1. **E1 (Blank image comparison):** Real vs. blank images produce different outputs → vision encoder is functioning;
2. **E2 (Resolution ablation):** 168px → 336px still collapses → resolution is not the root cause;
3. **E3 (Multi-epoch):** 3-epoch improves NED by 0.9% over 1-epoch → positive gain but insufficient to resolve collapse;
4. **E4 (Projector layers):** Adding Projector LoRA reduces NED to 0.8271 (+7.0%) → **Projector is the key bottleneck**;
5. **E5 (LoRA rank):** $r = 16$ further reduces NED to 0.7961 (+10.0%) → larger capacity helps but diversity remains at 4%;
6. **E6 (Freeze Projector):** Fine-tune only LLM self-attention, freeze Projector → **diversity recovers to 90%, collapse fully resolved**.

Core finding: Projector fine-tuning is the root cause of modality collapse. The vision-language projector (mlp_AR, 25.9M parameters) serves as the sole mapping bridge from visual features to language space. Under small datasets, LoRA perturbation of these weights distorts visual features into out-of-distribution vectors that the LLM cannot interpret, causing the LLM to degenerate into mechanically repeating high-frequency tokens from the training data (Figure 4). Freezing the Projector to protect pre-trained alignment weights while teaching only the LLM to reinterpret existing visual features is the safest fine-tuning strategy.

4.3 V5: LLM-Only LoRA Architecture Validation

Based on the E6 finding, V5 adopts the following architecture:

- **Freeze Projector** (mlp_AR.linear_1 and linear_2), protecting the pre-trained visual feature space;
- **Fine-tune only LLM self-attention layers** (q_proj, k_proj, v_proj, o_proj), teaching the LLM to output circuit netlist format;
- Resolution increased to 384px ($2.3\times$), learning rate reduced to 2×10^{-5} ($25\times$ reduction);
- LoRA $r = 8$, $\alpha = 16$ (1.25M parameters), gradient accumulation steps=4.

V5 trained on 1,857 samples for 1 epoch (928 steps, 22 min) and achieved a landmark breakthrough: 90% output diversity (45/50 unique outputs). For the first time, a fine-tuned model maintained the ability to produce different outputs




Figure 4: Old model (V4, +Projector LoRA $r = 16$) output: all 50 test samples produce the identical “12 100 100...” sequence, with an output diversity of only 4%, representing a typical modality collapse.

for different images, proving that the LLM was truly reading the circuit diagrams. The optimized V8-Fixed model is capable of generating fully aligned, structured circuit netlists in a vertical format (Figure 5). However, Avg. NED = 0.9031 (easy50) was below baseline because $r = 8$ capacity was insufficient—the model converged prematurely after ~ 200 steps.




Figure 5: V8-Fixed model output example on a connector interface circuit diagram: the output format is successfully transformed into a structured vertical format (one word per line), capable of 100% accurately predicting all connector designators and types, and correctly generating the EOS token.

4.4 V8-Fixed: Three Core Technical Breakthroughs

To fundamentally address the challenges of slow training convergence, first-character swallowing, and sequence truncation during long netlist generation, V8-Fixed inherits and refines the LLM-Only LoRA architecture. The model is fine-tuned for 3 epochs (1,800 steps) on the V5 Golden dataset (2,299 high-quality training samples), achieving technical breakthroughs in three critical dimensions:

4.4.1 Breakthrough 1: Wide LoRA Parameter Space Expansion and Multimodal Capacity Matching

In the early V5 validation, the LLM-Only LoRA targeted only the 153 self-attention projection matrix pairs inside the LLM with a restricted rank of $r = 8$, yielding a tiny capacity of 1.25M trainable parameters. Experiments indicated that this configuration suffered from severe capacity constraints, converging prematurely around step 200 and failing to fit complex real-world KiCad netlists. To resolve this, V8-Fixed implements a “wide capacity” LoRA expansion:

1. **Rank Capacity Doubling:** The LoRA rank is raised from $r = 8$ to $r = 16$ ($\alpha = 32$), granting the low-rank approximation matrices higher degrees of freedom;
2. **Comprehensive Layer Coverage:** Target modules are expanded from single LLM self-attention to cover self-attention layers in the LLM (`q/k/v/o_proj`), cross-attention layers, vision encoder self-attentions, and projector layers, encompassing 310 low-rank projection matrices in total;
3. **Scale Adaptation:** Trainable parameters are scaled to 5.7M (0.63% of the total 908M parameters). This expansion significantly enhances the decoder’s capacity to reinterpret visual features without modifying the pre-trained alignment weights (the primary projection weights in `m1p_AR` remain frozen). SFT loss converges smoothly from 2.71 to 0.30, completely resolving collapse.

4.4.2 Breakthrough 2: Accurate Alignment of Autoregressive Causal Token Shift

In SFT training of autoregressive VLMs, the language decoder supervises next-token prediction via cross-entropy loss:

$$\mathcal{L} = -\frac{1}{N} \sum_{i=1}^N \log P(x_i = y_i \mid x_{<i}) \quad (1)$$

where the predicted probability distribution (logits) and ground truth labels (labels) must maintain a strict 1-token offset relationship, i.e., using information at step t to predict the label at step $t + 1$. In earlier scripts, due to a misunderstanding of framework internals, manual causal shifting was applied to both logits and labels (`shift_logits = logits[:, :-1, :]` and `shift_labels = labels[:, 1:]`). However, the PaddleOCR-VL conditional generation interface (`AutoModelForConditionalGeneration`) already implements this causal shift internally. This mismatch resulted in a fatal **double-shifting** bug—forcing the model to supervise the prediction at step t with the label from step $t + 2$. The gradient signals were completely corrupted. V8-Fixed resolves this by removing the manual shift, ensuring a precise single-shift alignment that matches autoregressive causal logic.

4.4.3 Breakthrough 3: ID-Space Concatenation to Eliminate BPE Boundary Merging

When prompt and label strings are concatenated into a single string $S = P + L$ prior to tokenization, the Byte-Pair Encoding (BPE) tokenizer merges adjacent characters across the boundary if they form a common pair in the vocabulary:

1. **BPE Merging Effect:** The BPE tokenizer merges the prompt’s trailing character (e.g., newline “`\n`”) and the label’s first character (e.g., “`R`” from component designators) into a single merged token (e.g., “`\nR`” with Token ID 10928);
2. **Lost-Letter Phenomenon:** In cross-entropy loss computation, prompt token positions are masked with a value of -100 to prevent the model from learning to predict prompt text. Because of boundary merging, the label’s starting character is engulfed by the prompt mask, depriving the model of gradient signals for initiating netlist generation. The model thus fails to learn how to output the first character, leading to dead loops, spaces, or designator omissions;
3. **Token-ID Concatenation Solution:** V8-Fixed tokenizes the prompt and label independently and concatenates their token IDs directly in token-ID space:

$$T_{\text{concat}} = T_{\text{tokenizer}}(P) \oplus T_{\text{tokenizer}}(L) \quad (2)$$

This prevents cross-boundary BPE merging, ensuring that the label’s first character (e.g., independent “`R`” token with ID 82) is fully preserved and supervised during training.

4.4.4 Checkpoint Selection and Final Evaluation

V8-Fixed trained for 3 epochs (1,800 steps). Checkpoints were saved every 200 steps and automatically evaluated on an easy50 validation subset (10 samples). Results in Table 3 show that s1600 (Epoch 2.6) performs best, achieving Avg. NED = 0.8257, a 14.3% relative error reduction over the baseline (0.9634). The final checkpoint (Epoch 3.0) shows a slight NED increase (0.8352), indicating the optimal early-stopping point is around 2.6 epochs. Typical prediction examples of V8-Fixed on the easy100 test set are illustrated in Figure 6.




Original Image	Ground Truth	Base Model	V8-Fixed LoRA
	J2 Conn_01x06_Male J3 Conn_01x03_Male J1 Conn_01x03_Male	Parameter Value Parameter_a 1.0 Parameter_b 1.0 Parameter_c 1.0	J1 Conn_01x02_Female J2 Conn_01x02_Female J3 Conn_01x02_Female
	M1 nmos4 VOUT1 VB1 VIN1 VSS M0 nmos4 VIN1 net06 VSS VSS	V_{DD}, V_{out}, V_i n_{out}, V_{out}</>	M1 nmos4 VOUT2 net13 VSS M0 nmos4 VOUT1 net13 VSS VSS C0
	R0 resistor VDD VOUT1 C0 capacitor VDD VOUT1 M0 nmos4 VOUT1 VOUT1	V{V_DD} V{V_DD} V{V_DD} V{V_DD}	C1 capacitor VOUT1 VSS L0 inductor VOUT1 VSS R0 resistor VOUT1 VSS

Figure 6: Typical prediction examples of V8-Fixed on the easy100 test set. From top to bottom: connector interface circuit (NED 0.2419, precise extraction of connector designators and types), CMOS amplifier circuit (NED 0.4960, successful identification of nmos4, VSS and nets), and RLC circuit (NED 0.6211, successful extraction of capacitors, inductors, and resistors into vertical netlists). All three examples demonstrate that the model output is completely free from modality collapse and meaningless repetition, steadily producing structured one-word-per-line netlists and correctly generating the EOS token.

The best checkpoint s1600 achieves **Avg. NED = 0.7760 on the full easy100 test set (100 samples)**, representing a 17.2% relative error reduction over the baseline (0.9372). This is the best result achieved by this project on the standard test set to date. Model outputs have completely transformed from random gibberish/repetition to structured circuit netlist format (e.g., R0\nresistor\nnet012\nVSS\nC0\ncapacitor), with correct EOS token generation.

4.5 Version Performance Evolution

Table 4 summarizes the core metric evolution from baseline to V8-Fixed.

Table 3: V8-Fixed Checkpoint Evaluation Comparison (easy50 validation subset, 10 samples)

Checkpoint	Steps/Epoch	Avg. NED
Base (No LoRA)	–	0.9634
s1000	Step 1000 / Epoch 1.6	0.8603
s1200	Step 1200 / Epoch 2.0	0.8407
s1400	Step 1400 / Epoch 2.3	0.8727
s1600	Step 1600 / Epoch 2.6	0.8257
final	Step 1800 / Epoch 3.0	0.8352

Note: s1600 achieves 14.3% relative error reduction over baseline. The NED fluctuation from s1400 to s1600 (0.8727 $\rightarrow$ 0.8257) reflects variance in the small validation set, but s1600’s significant improvement and final’s reversion confirm 2.6 epochs as the optimal early-stopping point.

Table 4: Model Version Performance Evolution

Version	Architecture	Train Samples	Trainable Params	easy50 NED	easy100 NED
Base	No fine-tuning	0	0	0.8848/0.9634*	0.9372
V5 LLM-Only	Frozen Proj, $r = 8$	1,857	1.25M	0.9031	–
V8-Fixed	Frozen Proj, $r = 16$	2,299	5.7M	0.8257*	0.7760

*easy50 column uses 10-sample validation subset (baseline = 0.9634). easy100 column uses 100-sample full test set (baseline = 0.9372).

5 Experimental Setup and Evaluation Protocol

5.1 Training Hyperparameters

All experiments conducted on a single NVIDIA RTX 4060 (8 GB VRAM). V8-Fixed final configuration:

- LoRA: $r = 16$, $\alpha = 32$, dropout=0.0
- Target modules: LLM attention + vision encoder attention + projection layers, 310 projection matrices total
- Trainable parameters: 5.7M (0.63% of 908M total)
- Optimizer: AdamW ($\beta_1 = 0.9$, $\beta_2 = 0.95$, weight_decay=0.1)
- Learning rate: 2×10^{-5} , cosine annealing schedule
- Epochs: 3 (1,800 optimizer steps), batch_size=1, gradient accumulation steps=4
- max_dim: 384px, label truncation: 200 characters
- Training time: ~ 2 hours

5.2 Evaluation Metrics

We use Average Normalized Edit Distance (Avg. NED):

$$\text{NED}(p, g) = \frac{\text{LevenshteinDistance}(p, g)}{\max(|p|, |g|)} \quad (3)$$

where p is predicted text and g is ground truth. NED = 0 indicates perfect match, NED = 1 complete mismatch. Evaluation supports --unordered mode: predicted and reference lines are sorted alphabetically before computing NED, eliminating reading-order and format differences.

6 Discussion

6.1 Root Cause of Modality Collapse and Countermeasures

The most important finding of this project is: **LoRA fine-tuning of the vision-language projector (Projector) on small datasets is the root cause of modality collapse.** The Projector (mlp_AR, 25.9M parameters) serves as the sole information bridge between the vision encoder and LLM. Its pre-trained weights encode a precise visual-semantic alignment mapping. When LoRA’s low-rank perturbation (updating only $\sim 0.3\%$ of parameters) acts on these weights:

1. Visual features are distorted into out-of-distribution vectors the LLM cannot interpret;
2. The LLM’s attention mechanism degenerates when facing uninterpretable features;
3. Autoregressive decoding collapses into mechanically repeating the highest-frequency token sequence from training data (“I2\n100\n100...”).

The V5/V8 LLM-Only LoRA strategy completely avoids this by freezing the Projector. Training signals pass only through LoRA adapters on LLM self-attention layers, teaching the LLM to reinterpret *existing* pre-trained visual features as circuit netlist format, rather than attempting to reshape the visual features themselves. This conclusion has reference value for any scenario involving VLM fine-tuning on small datasets.

6.2 Data Quality Over Data Quantity

The V4 → V5 Golden dataset reconstruction demonstrates: **data quality (GT-image alignment, format consistency, zero duplication noise) impacts training effectiveness far more than data quantity**. V4’s 5,686 samples, with format mismatch (62.1% vs. test’s 98.6% single-word lines) and 22,340 intra-line duplication noise pairs, severely corrupted the training signal. V5 Golden’s 2,555 cleaner samples produced the V8-Fixed model achieving the current-best 0.7760 NED. Clean small datasets outperform noisy large datasets—a lesson with broad significance for domain-specific small-data fine-tuning.

6.3 The NED–Diversity Trade-off

7 Conclusion and Outlook

7.1 Key Contributions

This paper presents CircuitOCR, a complete solution for circuit schematic OCR and netlist extraction, making contributions across data, model, and evaluation dimensions:

1. **V5 Golden Multi-Source Balanced Dataset.** The first format-aligned, zero-AI-label, multi-source balanced circuit schematic OCR dataset. 2,555 high-quality samples (KiCad 1,857 + Masala-CHAI 698), GT 100% from deterministic rules, 98.6% format-consistent with the test set, intra-line duplication noise reduced 99.5% (22,340 → 107).
2. **Discovery and Systematic Resolution of Modality Collapse.** Through six controlled experiments (E1–E6), we are the first to identify Projector fine-tuning as the root cause of VLM modality collapse on small datasets, and propose the LLM-Only LoRA strategy that completely resolves it (diversity 4% → 90%).
3. **V8-Fixed Optimal Model.** Through wide LoRA capacity expansion ($r = 16$, 5.7M params) + causal token shift fix + BPE boundary alignment, achieves Avg. NED = 0.7760 on easy100 (baseline 0.9372, 17.2% relative error reduction), the current state-of-the-art for this benchmark.
4. **Complete Open-Source Ecosystem.** Dataset, training/evaluation scripts, LoRA weights, and Gradio online demo all fully open-sourced under MIT/Apache 2.0 licenses.

7.2 Limitations

1. **Compute constraints:** All experiments on a single laptop RTX 4060 (8 GB VRAM); Flash Attention unavailable, max_length limited. Significantly better absolute scores are expected on larger GPUs.
2. **Topology evaluation not implemented:** Component F1, pin accuracy, and other topology-level evaluation protocols are designed but not yet coded.
3. **Incomplete netlist output:** Current model output focuses on component lists without complete connectivity relationships (netlist topology), still some distance from true “schematic → netlist” conversion.

7.3 Outlook

Future work will focus on: (1) implementing topology evaluation protocols to supplement pure text NED; (2) exploring Flash Attention acceleration and longer output sequences on larger GPUs; (3) integrating SPICE simulation verification as a reward signal for netlist correctness during training; (4) migrating the LLM-Only LoRA method to larger-scale VLMs.

7.4 Open-Source Contributions and Community Value

This project is fully open-sourced, providing long-term community value for the research-scarce field of circuit schematic OCR:

1. **First circuit OCR benchmark dataset (V5 Golden).** 2,555 high-quality samples + 4-tier evaluation system, providing a standardized evaluation foundation.
2. **Reproducible fine-tuning pipeline.** Complete training/evaluation/inference scripts with Windows + RTX 4060 configuration; bilingual technical report documenting all experimental design, hyperparameter choices, and failure analyses.
3. **Systematic bottleneck analysis methodology.** E1–E6 controlled experiments establish a transferable diagnostic framework applicable to other domain-specific VLM fine-tuning tasks.
4. **Gradio online demo.** <https://huggingface.co/spaces/yingchu83/CircuitOCR>
5. **LoRA model weights.** <https://huggingface.co/yingchu83/CircuitOCR-lora>
6. **Complete project repository.** <https://github.com/ZhangJ83/circuit-ocr-paddle>

References

- bshada. Open schematics: A dataset of electronic schematics from hardware projects, 2025. URL <https://huggingface.co/datasets/bshada/open-schematics>. License: CC-BY-4.0.
- Jitendra Bhandari, Vineet Bhat, Yuheng He, Hamed Rahmani, Siddharth Garg, and Ramesh Karri. Masala-chai: A large-scale spice netlist dataset for analog circuits by harnessing ai, 2025. URL <https://arxiv.org/abs/2411.14299>.
- Cheng Cui, Ting Sun, Suyin Liang, Tingquan Gao, Zelun Zhang, Jiaxuan Liu, Xueqing Wang, Changda Zhou, Hongen Liu, Manhui Lin, Yue Zhang, Yubo Zhang, Handong Zheng, Jing Zhang, Jun Zhang, Yi Liu, Dianhai Yu, and Yanjun Ma. Paddleocr-vl: Boosting multilingual document parsing via a 0.9b ultra-compact vision-language model, 2025. URL <https://arxiv.org/abs/2510.14528>.
- Chenxia Li, Weiwei Liu, Ruoyu Guo, Xiaoting Yin, Kaitao Jiang, Yongkun Du, Yuning Du, Lingfeng Zhu, Baohua Lai, Xiaoguang Hu, Dianhai Yu, and Yanjun Ma. Pp-ocrv3: More attempts for the improvement of ultra lightweight ocr system. *arXiv preprint arXiv:2206.03001*, 2022.
- Jianning Zhang and Yifei Chen. A synthetic dataset for circuit schematic ocr and netlist extraction, 2026. URL <https://github.com/ZhangJ83/circuit-ocr-dataset>.
- Edward J. Hu, Yelong Shen, Phillip Wallis, Zeyuan Allen-Zhu, Yanzhi Li, Shean Wang, Lu Wang, and Weizhu Chen. Lora: Low-rank adaptation of large language models, 2021.