# PYTHON程式設計與應用-期末專案

姓名:張瑋珉

成績座號:15

學號:612630060



## 1.Part I: 系統描述

# 類別圖

#### Global

+ AND(\*args): int

+ OR(\*args) : int

+ NOR(\*args) : int

+ NOT(arg) : int

+ XOR(\*args) : int

+ NAND(\*args): int

+ XNOR(\*args): int

+ BUF(arg): int

#### **BasicSim**

+ gate\_value : dict

+ input\_list : list

+ output\_list : list

+ gate\_list : list

+ benchFile : str

+ parse\_bench() : void

+ doSim(): list

+ fillInput(str): void

+ gatherOutput(str) : str

+ simulation(str, str) : void

+ compare(str, str) : bool

# 與原版差異

請依照如下次序撰寫,儘量以條列方式撰寫

與老師提供之Basic Sim差異之處: (必填) 大部分工作翻譯java版本成python版,在邏輯閘方法的分 類使用python的switch語法加快搜尋。

### ic.py

```
import pathlib
 1
 2
    import time
 3
 4
 5
    def AND(*args):
 6
        for i in args:
 7
             if i == 0:
 8
                 return 0
 9
        return 1
10
11
    def OR(*args):
12
13
        for i in args:
14
             if i == 1:
15
                 return 1
16
        return 0
17
18
19
    def XOR(*args):
20
        return 1 if sum(args) % 2 == 1 else 0
21
22
23
    def NOR(*args):
24
        return 1-OR(*args)
25
26
27
    def NOT(arg):
28
        return 1-arg
29
30
31
    def NAND(*args):
32
        return 1-AND(*args)
33
34
35
    def XNOR(*args):
36
        return 1-XOR(*args)
37
38
39
    def BUF(arg):
40
        return arg
41
42
43
    class BasicSim:
44
        def __init__(self, benchFile):
45
46
            self.gate_value = {}
             self.input list = []
47
             self.output_list = []
48
49
             self.gate list = []
             self.benchFile = benchFile
50
51
        def parse_bench(self):
52
53
            with open(self.benchFile, 'r') as f:
54
                 while line := f.readline():
55
                     if line.startswith('#') or len(line.strip()) == 0:
                         continue
56
```

```
57
                      if line.startswith('INPUT'):
 58
                          gName = line.split('(')[1].replace(')', '').strip()
                          self.input list.append(gName)
 59
                          self.gate_value[gName] = None
 60
                      elif line.startswith('OUTPUT'):
 61
                          gName = line.split('(')[1].replace(')', '').strip()
 62
 63
                          self.output_list.append(gName)
 64
                          self.gate_value[gName] = None
 65
                     else:
 66
                          line = line\
                              .replace(' ', '')\
 67
                              .replace('=', ',')\
 68
                              .replace('(', ',')\
 69
                              .replace(')', '')\
 70
 71
                              .strip()
 72
                          tt = line.split(',')
 73
                          self.gate_list.append(tt)
 74
                          self.gate_value[tt[0]] = None
 75
         def doSim(self, gateInfo):
 76
 77
             gName = gateInfo[₀]
 78
             gateType = gateInfo[1]
 79
             v = 0
 80
             match gateType:
                 case 'and':
 81
 82
                     v = AND(*[self.gate_value[i] for i in gateInfo[2:]])
 83
                 case 'or':
                     v = OR(*[self.gate_value[i] for i in gateInfo[2:]])
 84
 85
                 case 'xor':
 86
                     v = XOR(*[self.gate value[i] for i in gateInfo[2:]])
                 case 'nor':
 87
 88
                     v = NOR(*[self.gate_value[i] for i in gateInfo[2:]])
                 case 'not':
 89
                     v = NOT(self.gate_value[gateInfo[2]])
 90
 91
                 case 'nand':
 92
                     v = NAND(*[self.gate_value[i] for i in gateInfo[2:]])
                 case 'xnor':
 93
                     v = XNOR(*[self.gate_value[i] for i in gateInfo[2:]])
 94
 95
                 case 'buf':
 96
                     v = BUF(self.gate_value[gateInfo[2]])
 97
98
             self.gate_value[gName] = v
 99
100
         def fillInput(self, ipLine: str):
101
             if len(ipLine) != len(self.input_list):
                 raise Exception('input line length not match')
102
             for i in range(len(self.input list)):
103
104
                 self.gate_value[self.input_list[i]] = int(ipLine[i])
105
106
         def gatherOutput(self, ipLine: str):
             return '{} {}\n'.format(ipLine, ''.join([str(self.gate_value[i]) for i in
107
     self.output list]))
108
109
         def simulation(self, ipFile, opFile):
             self.parse_bench()
110
             result = ''
111
             with open(ipFile, 'r') as f:
112
                 while line := f.readline().strip():
113
114
                     self.fillInput(line)
                     for gateInfo in self.gate_list:
115
```

```
116
                         self.doSim(gateInfo)
117
                     result += self.gatherOutput(line)
118
             with open(opFile, 'w') as f:
119
120
                 f.write(result)
121
122
         def compare(self, opFile, ansFile):
             with open(opFile, 'r') as f1, open(ansFile, 'r') as f2:
123
                 op = f1.readlines()
124
125
                 answer = f2.readlines()
126
                 if len(op) != len(answer):
                     raise Exception('output line length not match')
127
128
                 for i in range(len(op)):
129
                     if op[i] != answer[i]:
130
                         print('line {} not match'.format(i+1))
                         print('op: {}'.format(op[i]))
131
132
                         print('answer: {}'.format(answer[i]))
133
                         return False
134
             return True
135
136
     if __name__ == '__main__':
137
         ic = 'c2670'
138
139
         count = '10k'
         path = pathlib.Path('C://data')
140
141
         sim = BasicSim(path/f'{ic}.bench.txt')
142
         start = time.time()
143
144
145
         sim.simulation(path/f'{ic}_{count}_ip.txt', path/f'{ic}_{count}_op.txt')
         print(sim.compare(path/f'{ic}_{count}_op.txt',
146
147
               path/f'{ic}_{count}_op.txt'))
148
149
         print(f'{time.time()-start:.1f}')
150
```

				_
#H	→ <del>                                     </del>	15. 14	) H II 2 - 12 -	≠
ᆸᄆᇻ	- 里女	- 经2分	測試	<del>7.</del>
**/1 /1	/ <del></del>	. 2452271	/タイリゖルル	1 X

學號: 612630060 姓名: 張瑋珉

1. [基本測試]: 以自行撰寫版本進行基本測試

- 使用 c432.bench+c432\_1k\_ip.txt, 結果不正確者, 不進行後續測試。

正確

□不正確

### 2. 電腦效能基本測試

### (a) 電腦配備

CPU	RAM	OS	HDD
Intel(R) Core(TM)	32 GB	Windows 10 專	CT500MX500SSD1
i7-9700 CPU @		業版	500 GB
3.00GHz			

(b) BasicSim 執行時間 (打 V 處需填註執行時間,若無法執行,請註明#)

	C432	C7552
1M	157.8	4696.7
5M	V	
10M	6338.7	

- 3. 執行時間測試: 以秒為單位,小數點後1位。
  - 測試各電路執行時間時(打 V 處),需先確定結果正確,否則沒有意義。

	C432	C2670	C7552
1K	0.1		2.2
10K	٧	7.7	21.3
1M	150.1		4650.1
5M	٧		
10M	6321.2		

4. 通過步驟 3 者,測試能否模擬混亂化過後之電路: □有 無

	C432	C7552
1K	V	٧
10K	V	٧
1M	V	٧