HW#2 Tianpu Zhao #1 (1) f(a,b,c,d) = S(0,5,b,10,11,13) + d(4,8,14)Implication table: decinal binary 0000 0/0/ 0100 0110. 1000 1010 0101 0110 1010 1101 -1011 0/00. 1101 1110 Find prime implicants: 0000 rall are prime implicants 0/00 1000 OLXO 0101 10X0 0110 1010 1011

1110

Find unate covering:

	I	İ	ı	ı	ı	Ī	1	Ī
0X00	X000	Olox	OIXO	loxo	XIOI	X110	JOIX	/x/a
1	ſ							
1		1	J					
	1			1				
		ſ			1			
			J			1		
				1			1	1
		,				1		1
	•	0x00 X000	0X00 X000 Olex	0x00	0x00 x000 olox olxo loxo 1 1 1 1	0x00	0x00	0x00

: essential prime implicants & correspondity minterns

Veliniacite essential prime implicants
& corresponding rows

> Ocho	1	<i>V</i> I	1			a consespond	1 // // / S
Minterns implicants	0X00	X000	Olox	OLXO	loxo	X110	/x/a
0000	1	1					
0100	1		1	1			
1000		1			ſ		
0.1.1.0						_	
0110						/	
1110						1	1

01X0 Column dominates 010X. X000 column dominates 10X0, X1/0 Column dominates 1X10, eliminate dominated columns:

Mixtems implicants	0X00	X000	Olxo	XIIO
0000	1	1		
0/00	1		1	
1000		1		
0110			J)
1110				1
				,


010 daninates 1110, acro dominates 1000, climinate

0110, 0000

Minterns implicants	0X00	X000	OIXO	XIIO
0100	1		1	
0100				
1110				

XIIO, X000 are essential prime implicants; eithe oxno or OIXO can fulfill 0100. Thus the simplified expression is: f[a,b,c,d) = a'c'd' + b'c'd' + bcd' + bc'd + ab'cNote: 0100 is a don't care minterm. So there is no need for including a'c'd'. In fact, following kmap the simplest expression includes exactly the rest 4 terms.

(2) f[a,b,c) = S(0,2,3,4,5,7)



Minterns Minterns	χοc	OIX	lox	\(\)	[X]
100	(1		
011		1			
101			ſ		

lox dominates X00, esase X00, XII dominates 01X, esase 01X

Prime implicants	lox	×Π	[X]
100			
011			
101			
111			

100, remove 101, 111 danirettes 01, remove 111 101 dominates 11% 100 Left lox and XII as prime implicants. Egether with axa forms the expression. The solution matches the lower bound thus is an optimal solution.

fla.b.c) = a'c' + ab' + bc.

#2

Signed = 5 unsigned = 11 Decimal = D Binary = B Octal = C Hex = H

	Signed	Width	Base:	Equivalent Integer Value
	Or		Decimal, Binary, Octal,	
	Unsigned		Hexadecimal, etc.	
8'b00001000	И	8	В	8
16'hABCD	И	16	Н	43981
4'sb1110	S	4	В	-2
4'd12	И	4	D	12
4'b1100	И	4	B	12
8'shFF	5	8	H	一
8'sb00011100	5	8	B	28
12'h2A8	U	12	ાન	680
6'sb111101	3	6	B	-3
12'o3456	N	12	0	1838

Codes:

```
// Q3_dec_2_to_4_output_pol_ctrl.v
`timescale 1ns/1ps
module dec_2_to_4_output_pol_ctrl (
  input A0, A1, A2,
  output Y0, Y1, Y2, Y3
);
  // inverters and the and gates
  wire d0, d1, d2, d3;
  assign d0 = (\sim A1 \& \sim A0);
  assign d1 = (\sim A1 \& A0);
  assign d2 = (A1 \& \sim A0);
  assign d3 = (A1 \& A0);
  // xors
  assign Y0 = d0 ^A2;
  assign Y1 = d1 ^A2;
  assign Y2 = d2 ^A2;
  assign Y3 = d3 ^A2;
endmodule
Testbench:
// Q3 tb dec 2 to 4.v
`timescale 1ns/1ps
module tb;
 // DUT input signals
 reg A0, A1, A2;
 // DUT output signals
 wire Y0, Y1, Y2, Y3;
 // index for loop
 integer i;
 // DUT
 dec_2_to_4_output_pol_ctrl dut (
  .A0(A0), .A1(A1), .A2(A2),
    .Y0(Y0), .Y1(Y1), .Y2(Y2), .Y3(Y3)
 );
 // print table
 initial begin
 $display("A2 A1 A0 | Y3 Y2 Y1 Y0");
  $display("----");
  // create all combinations for the input
  for (i = 0; i < 8; i = i + 1)
   begin
      \{A2, A1, A0\} = i[2:0];
      #1; // wait 1ns
      $display(" %b %b %b %b %b %b",
           A2, A1, A0, Y3, Y2, Y1, Y0);
  $display("----");
  $finish;
 end
endmodule
```

Output

```
xcelium>
xcelium> source /vol/cadence2018/XCELTUM1809/tools/xcelium/files/xmsimrc
xcelium> run
A2 A1 A0 | Y3 Y2 Y1 Y0
 0
      0
         0
               0
                   0
                      0
                          1
 0
         1
                      1
                          0
      0
               0
                   0
 0
         0
      1
               0
                   1
                     0
                          0
 0
      1
         1 |
               1
                  0 0
                          0
 ī
               ī
                  1
      0
         0 i
                          0
 1
               1
                  1 0
                         1
      0
         1
 1
      1
         0
               1
                   0
                      1
                          1
 1
         1 |
               0
                          1
      1
                   1
Simulation complete via $finish(1) at time 8 MS + 0 ./Q3_tb_dec_2_to_4.v:31 $finish;
xcelium>
```

```
#4
```

Codes:

```
// Q4_full_adder.v
`timescale 1ns/1ps
module full_adder (
 input A,
 input B,
 input CIN,
 output S,
 output COUT
);
 assign S = A ^B CIN;
 assign COUT = (A & B) I (A & CIN) I (B & CIN);
endmodule
module ripple_adder4 (
 input [3:0] A, input [3:0] B,
 input CIN,
 output [3:0] S,
 output COUT
);
 wire C1, C2, C3;
 assign S[0] = A[0] ^ B[0] ^ CIN;
 assign C1 = (A[0] \& B[0]) | (A[0] \& CIN) | (B[0] \& CIN) |
CIN);
 assign S[1] = A[1] ^ B[1] ^ C1;
 assign C2 = (A[1] & B[1]) | (A[1] & C1) | (B[1] &
 assign S[2] = A[2] ^ B[2] ^ C2;
 assign C3 = (A[2] & B[2]) I (A[2] & C2) I (B[2] &
C2);
```

Testbench

```
// Q4_tb_full_adder.v
`timescale 1ns/1ps
module tb_ripple_adder4;
 reg [3:0] A, B;
 reg CIN;
 wire [3:0] S;
 wire COUT:
 ripple_adder4 dut (.A(A), .B(B), .CIN(CIN), .S(S), .COUT(COUT));
 task run_vec;
  input [3:0] a, b, cin;
  begin
    A = a; B = b; CIN = cin;
    #1;
    $display("A=%0d (%b) B=%0d (%b) CIN=%0d -> COUT=%0b, S=%04b, {COUT, S}=%0d",
     a, a, b, b, cin, COUT, S, {COUT, S});
  end
 endtask
 initial begin
  $display("---- 4-bit Ripple Carry Adder Test ----");
  // initialize
  A=0; B=0; CIN=0;
  #1;
  run_vec(4'd1, 4'd3, 1'b0);
run_vec(4'd11, 4'd9, 1'b0);
  run_vec(4'd7, 4'd13, 1'b0);
run_vec(4'd15, 4'd1, 1'b0);
  $display("All tests completed.");
  $finish;
 end
endmodule
```

Output

```
xcelium>
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> run
---- 4-bit Ripple Carry Adder Test ----
A=1 (0001) B=3 (0011) CIN=0 -> COUT=0, S=0100, {COUT, S}=4
A=11 (1011) B=9 (1001) CIN=0 -> COUT=1, S=0100, {COUT, S}=20
A=7 (0111) B=13 (1101) CIN=0 -> COUT=1, S=0100, {COUT, S}=20
A=15 (1111) B=1 (0001) CIN=0 -> COUT=1, S=0000, {COUT, S}=16
All tests completed.
Simulation complete via $finish(1) at time 5 NS + 0
./Q4_tb_full_adder.v:33 $finish;
xcelium>
```