
Assignment #3 EECS 303: Advanced Digital Logic Design

Problem 1. Arithmetic Circuits (20 Points)

a. Assume that inverter, AND, and OR gates have 1ns delay and XOR, XNOR gates have 3ns delay. What is the worst case delay from any input to any sum output for the 4-bit carry lookahead adder shown in the figure below. What is the worst case delay from any any input to the carry output? The structure of the CLA is as discussed in class. The figures below should have to carry output?



$$c_{1} = g_{0} + p_{0} \cdot c_{0}$$

$$c_{2} = g_{1} + p_{1} \cdot c_{1}$$

$$= g_{1} + p_{1} \cdot (g_{0} + p_{0} \cdot c_{0})$$

$$= g_{1} + p_{1} \cdot g_{0} + p_{1} \cdot p_{0} \cdot c_{0}$$

$$c_{3} = g_{2} + p_{2} \cdot c_{2}$$

$$= g_{2} + p_{2} \cdot (g_{1} + p_{1} \cdot g_{0} + p_{1} \cdot p_{0} \cdot c_{0})$$

$$= g_{2} + p_{2} \cdot g_{1} + p_{2} \cdot p_{1} \cdot g_{0} + p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}$$


$$c_{4} = g_{3} + p_{3} \cdot c_{3}$$

$$= g_{3} + p_{3} \cdot (g_{2} + p_{2} \cdot g_{1} + p_{2} \cdot p_{1} \cdot g_{0} + p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0})$$

$$= g_{3} + p_{3} \cdot g_{2} + p_{3} \cdot p_{2} \cdot g_{1} + p_{3} \cdot p_{2} \cdot p_{1} \cdot g_{0} + p_{3} \cdot p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}$$

$$= g_{3} + p_{3} \cdot g_{2} + p_{3} \cdot p_{2} \cdot g_{1} + p_{3} \cdot p_{2} \cdot p_{1} \cdot g_{0} + p_{3} \cdot p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}$$

b. Determine the worst-case propagation delay of the multiplier in Figure below, assuming that the propagation delay from any full-adder input to its sum output is twice as long as the delay to the carry output. Repeat, assuming the opposite relationship. If you were designing the adder cell from scratch, which path would you favor with the shortest delay?



Problem 2. Arithmetic Circuits (10 Points)

What is the delay through the critical path in the 8-bit Kogge-Stone adder? Assume that it gets implemented with 2-input simple logic gates (and, or, exor, not) and that a gate delay equals 1 unit of time. Trace the path through the adder by listing the number and type of each gate.

Problem 3. Arithmetic Circuits (30 Points)

Write RTL-style Verilog module for a 3x3 (i.e., each input is 3 bits) combinational multiplier and simulate by using the following 16 input combinations.

Input 1 = 5, Inout 2 =all possible value combinations Input 1 = all possible value combinations, Input 2 = 2

Use explicit assign statements to define each partial product calculation and you can use **assign** statements with arithmetic addition to accumulate those partial products.

Problem 4. Shifter Functions in Verilog (40 Points)

The table below lists all shift functions available in a barrel shifter. The Verilog code provides a partial template for a barrel shifter illustrating how one of the shift functions (Vrol) can be implemented in Verilog and embedded into the barrel shifter. Following this example complete the barrel shifter implementation by adding the functions for the remaining shift operations. Simulate all options of the barrel shifter by applying DIN = [100101110101011]

S = [0011]

Shift Type	Name	Code	Function	Note
Left rotate	Lrotate	000	Vrol	Wrap-around
Right rotate	Rrotate	001	Vror	Wrap-around
Left logical	Llogical	010	Vsll	0 into LSB
Right logical	Rlogical	011	Vslr	0 into MSB
Left arithmetic	Larith	100	Vsla	0 into LSB
Right arithmetic	Rarith	101	Vsra	Replicate MSB

```
8.2 Shifting and Rotating 409
 program 8-10 Verillog behavioral description of a 6-function barrel shifter.
 module Vrbarrelie (DIN, S, C. DOUT);
  input [15:0] DIN; // Data inputs
input [3:0] S; // Shift amount, 0-15
  input [2:0] C; // Mode control output [16:0] DOUT; // Data bus output
  reg [15:0] DDUT;
parameter Lrotate = 3'b000, // Define the coding of
Rrotate = 3'b001, // the different shift modes
Llogical = 3'b010,
              Larith = 3'b100,
Rarith = 3'b101;
  function [15:0] Vrol:
    input [15:0] D;
imput [3:0] S;
    integer ii, N;
reg [15:0] TMPD;
       N = S: TMPD = D:
       for (ii=1; ii<=N; ii=ii+1) TMPD = {TMPD[14:0], TMPD[15]};
       Vrol = TMPD;
    end
  *ndfunction
  always 0 (DIN or S or C)
    case (C)
      Lrotate : DOUT = Vrol(DIN,S);
      Rrotate : DOUT = Vror(DIN,S);
Llogical : DOUT = Vsl1(DIN,S);
     Riogical : DOUT = Vsrl(DIN,S);
     Larith : DOUT = Vsla(DIN,S);
                    DOUT = Vsra(DIN.S);
      Rarith :
      default : DOUT = DIN;
   endcase
endrodule
                                                                  1. TWOO which is
```