# **Appendix - Decoded Instructions**

This appendix contains a list of decoded instructions for the distinct ISAs we have explored. We enclose optional operands in parentheses. Operands use the names indicated by Figure 1. A specific operand name in the tables here correspond to a specific range of bits in Figure 1. We include official descriptions of the instructions from NVIDIA's CUDA Toolkit Documentation.




Figure 1. Common operands on different CUDA architectures.

#### Instructions for Compute Capabilities 2.x and 3.0

Instruction	Official Description
VOTE (reg1), p6, p3	Query condition across threads
CCTL (reg1), [reg2 + 30-bit lit]	Cache Control
MOV32I, reg1, 32-bit lit	((undocumented))
MOV reg1, composite	Move
LDC reg1, const_mem_with_reg2	Load from Constant
SEL reg1, reg2, composite, p5	Conditional Select/Move
B2R reg1, 6-bit lit, p4	Barrier to Register
S2R reg1, special reg	Special Register to Register
P2R reg1, PR, reg2, composite	Predicate to Register
R2P PR, reg2, composite	Register to Predicate
TEX reg1, reg2, (reg3), 8-bit lit, 5-bit lit, tex, 4-bit lit	Texture Fetch
TLD reg1, reg2, 8-bit lit, tex, 4-bit lit	Texture Load
	1

1	LEDC roat	Load Effective PC	56
1 2	LEPC reg1 I2F reg1, composite	Integer to Float	57
3		Integer to Integer	58
4	I2I reg1, composite F2I reg1, composite	Float to Integer	59
5	F2F reg1, composite	Float to lineger	60
6	MUFU reg1, reg2		61
		FP Multi-Function Operator	
7	FLO reg1, composite	Integer Find Leading One	62 63
8 9	RRO reg1, composite	FP Range Reduction Operator	
	ISCADD32I reg1, reg2, 32-bit lit, 5-bit lit	((undocumented))	64
10	FADD32I reg1, reg2, 32-bit lit	((undocumented))	65
11	FMUL32I reg1, reg2, 32-bit lit	((undocumented))	66
12	IADD32I reg1, reg2, 32-bit lit	((undocumented))	67
13	IMUL32I reg1, reg2, 32-bit lit	((undocumented))	68
14	LOP32I reg1, reg2, 32-bit lit	((undocumented))	69
15	FADD reg1, reg2, composite	FP32 Add	70
16	FMUL reg1, reg2, composite	FP32 Multiply	71
17	DADD reg1, reg2, composite	FP64 Add	72
18	DMUL reg1, reg2, composite	FP64 Multiply	73
19	IADD reg1, reg2, composite	Integer Add	74
20	ISUB reg1, reg2 <-> composite	((undocumented))	75
21	IMUL reg1, reg2, composite	Integer Multiply	76
22	LOP reg1, reg2, composite	Integer Logic Op	77
23	SHL reg1, reg2, composite	Integer Shift Left	78
24	SHR reg1, reg2, composite	Integer Shift Right	79
25	BFE reg1, reg2, composite	Integer Bit Field Extract	80
26	POPC reg1, reg2, reg3	Population Count	81
27	FFMA reg1, reg2, composite <-> reg5	FP32 Fused Multiply Add	82
28	DFMA reg1, reg2, composite <-> reg5	FP64 Fused Multiply Add	83
29	IMAD reg1, reg2, composite <-> reg5	Integer Multiply Add	84
30	FCMP reg1, reg2, composite, reg5	FP32 Compare	85
31	ICMP reg1, reg2, composite, reg5	Integer Compare and Select	86
32	BFI reg1, reg2, composite, reg5	Integer Bit Field Insert	87
33	PRMT reg1, reg2, composite, reg5	Permute	88
34	FSET reg1, reg2, composite, p5	FP32 Set	89
35	ISET reg1, reg2, composite, p5	Integer Set	90
36	PSET reg1, p3/p5, p4, p5/p3	Predicate Set	91
37	FMNMX reg1, reg2, composite, p5	FP32 Minimum/Maximum	92
38	DMNMX reg1, reg2, composite, p5	FP64 Minimum/Maximum	93
39	IMNMX reg1, reg2, composite, p5	Integer Minimum/Maximum	94
40	VMNMX reg1, reg2, reg3, reg5	((undocumented))	95
41	ISCADD reg1, reg2, composite, 5-bit lit	Integer Scaled Add	96
42	VADD reg1, reg2, reg/lit composite, reg5	((undocumented))	97
43	BRX reg2, 24-bit lit	Branch to Relative Indexed Address	98
44	SSY 24-bit lit	Set Sync Relative Address	99
45	BRA 24-bit lit	Branch to Relative Address	100
46	PCNT 24-bit lit	Pre-Continue Relative Address	101
47	PBK 24-bit lit	Pre-Break Relative Address	102
48	CAL 24-bit lit	Call to Relative Address	103
49	JCAL 24-bit lit	Call to Absolute Address	104
50	TEXDEPBAR composite	((undocumented))	105
51	DSETP p2, p1, reg2, composite, p5	FP64 Set Predicate	106
52	ISETP p2, p1, reg2, composite, p5  ISETP p2, p1, reg2, composite, p5	Integer Set Predicate	107
53	FSETP p2, p1, reg2, composite, p5	FP32 Set Predicate	107
54	CSETP p2, p1, Teg2, composite, p3	CC Set Predicate	109
55	Coll 11 p2, p1, CC, p3		110
33		2	110

111	PSETP p2, p1, p3/p5, p4, p5/p3	Predicate Set Predicate
112	STSCUL p, [reg2 + ??lit], reg1	Store to Shared Memory Conditionally and Unlock
113	LDLK p, reg1, [reg2 + 32-bit lit]	Load and Lock
114	LDSLK p7, reg1, [reg2 + 24-bit lit]	Load from Shared Memory and Lock
115	LD reg1, [reg2 + 32-bit lit]	Load from Memory
116	LDU reg1, [reg2 + 32-bit lit]	Load Uniform
117	LDL reg1, [reg2 + 24-bit lit]	Load from Local Memory
118	LDS reg1, [reg2 + 24-bit lit]	Load from Shared Memory and Lock
119	STL [reg2 + 24-bit lit], reg1	Store to Local Memory
120	STS [reg2 + 24-bit lit], reg1	Store to Shared Memory and Unlock
121	STSUL [reg2 + 24-bit lit], reg1	Store to Shared Memory and Unlock
122	ST [reg2 + 32-bit lit], reg1	Store to Memory
123	STUL [reg2 + 32-bit lit], reg1	Store and Unlock
124	RED [reg2 + 32-bit lit], reg1	Atomic Memory Reduction Operation
125	ATOM too complicated	Atomic Memory Operation
126	LD_LDU reg4, reg1, [reg2 + 6-bit lit], [reg3 + 6-bit lit]	A combination of a generic load LD with a load uniform LDU
127	NOP (CC)	No Operation
128	CONT	Continue in Loop
129	BRK	Break from Loop
130	RET	Return from Call
131	EXIT	Exit Program
132	BPT	Breakpoint/Trap
133	MEMBAR	Memory Barrier
134		
135		

# **Instructions for Compute Capability 3.x**

137			192
138	Instruction	Official Description	193
139	FCHK p2, reg2, composite	FP32 Division Test	194
140	VOTE (reg1), p6, p5	Query condition across threads	195
141	LDC reg1, const_mem_with_reg2	Load Constant	196
142	MOV reg1, composite, (5-bit lit)	Move	197
143	MOV32I reg1, 32-bit lit, (4-bit lit)	((undocumented))	198
144	S2R reg1, special reg	Move Special Register to Register	199
145	P2R reg1, PR, reg2, composite	Predicate to Register	200
146	R2P PR, reg1, composite	Register to Predicate	201
147	SEL reg1, reg2, composite, p5	Conditional Select/Move	202
148	TEX reg1, reg2, (reg3), 14-bit lit, tex, 4-bit lit	Texture Fetch	203
149	TLD reg1, reg2, (reg3), 15-bit lit tex, 4-bit lit	Texture Load	204
150	F2F reg1, composite	Floating Point To Floating Point Conversion	205
151	F2I reg1, composite	Floating Point To Integer Conversion	206
152	I2F reg1, composite	Integer To Floating Point Conversion	207
153	I2I reg1, composite	Integer To Integer Conversion	208
154	MUFU reg1, reg2	FP32 Multi Function Operation	209
155	FLO reg1, composite	Find Leading One	210
156	RRO reg1, composite	Range Reduction Operator FP	211
157	FADD32I reg1, reg2, 32-bit lit	((undocumented))	212
158	FMUL32I reg1, reg2, 32-bit lit	((undocumented))	213
159	IADD32I reg1, reg2, 32-bit lit	((undocumented))	214
160	IMUL32I reg1, reg2, 32-bit lit	((undocumented))	215
161	LOP32I reg1, reg2, 32-bit lit	((undocumented))	216
162	BFE reg1, reg2, composite	Integer Bit Field Extract	217
163	IADD reg1, reg2, composite	Integer Addition	218
164	IMUL reg1, reg2, composite	Integer Multiply	219

221	ISUB reg1, composite, reg2	((undocumented))	276
222	ISUB reg1, reg2, composite	((undocumented))	277
223	DADD reg1, reg2, composite	FP64 Add	278
224	DMUL reg1, reg2, composite	FP64 Multiply	279
225	FADD reg1, reg2, composite	FP32 Add	280
226	FMUL reg1, reg2, composite	FP32 Multiply	281
227	LOP reg1, reg2, composite	Integer Logic Op	282
228	POPC reg1, reg2, composite	Population Count	283
229	SHL reg1, reg2, composite	Integer Shift Left	284
230	SHR reg1, reg2, composite	Integer Shift Right	285
231	ISET reg1, reg2, composite, p5	Integer Set	286
232	PSET reg1, p3, p4, p5	Predicate Set	287
233	DFMA reg1, reg2, composite <-> reg4	FP64 Fused Multiply Add	288
234	FFMA reg1, reg2, composite <-> reg4	FP32 Fused Multiply Add	289
235	IMAD reg1, reg2, composite <-> reg4	Integer Multiply And Add	290
236	DMNMX reg1, reg2, composite, p5	FP64 Minimum/Maximum	291
237	FMNMX reg1, reg2, composite, p5	FP32 Minimum/Maximum	292
238	IMNMX reg1, reg2, composite, p5	Integer Minimum/Maximum	293
239	BFI reg1, reg2, composite, reg4	Integer Bit Field Insert	294
240	PRMT reg1, reg2, composite, reg4	Permute	295
241	SHF reg1, reg2, composite, reg4	Integer Funnel Shift	296
242	FCMP reg1, reg2, composite, reg4	FP32 Compare to Zero and Select Source	297
243	ICMP reg1, reg2, composite, reg4	Integer Compare to Zero and Select Source	298
244	ISCADD reg1, reg2, composite, 5-bit lit	Scaled Integer Addition	299
245	ISCADD32I reg1, reg2, 32-bit lit, 5-bit lit	((undocumented))	300
246	BRA (CC), const/lit composite	Relative Branch	301
247	BRX (CC), const_mem_with_reg2	Relative Branch Indirect	302
248	BRX (CC), reg2, 24-bit lit	Relative Branch Indirect	303
249	CAL const/lit composite	Relative Call	304
250	PBK const/lit composite	Pre-Break	305
251	PCNT const/lit composite	Pre-continue	306
252	SSY const/lit composite	Set Synchronization Point	307
253	TEXDEPBAR 6-bit lit	((undocumented))	308
254	DSETP p2, p1, reg2, composite, p5	FP64 Set Predicate	309
255	FSETP p2, p1, reg2, composite, p5	FP32 Set Predicate	310
256	ISETP p2, p1, reg2, composite, p5	Integer Set Predicate	311
257	CSETP p2, p1, CC, p5	CC Set Predicate	312
258	PSETP p2, p1, p3, p4, p5	Predicate Set Predicate	313
259	LDG reg1, [reg2 + 11-bit lit]	Non-coherent Global Memory Load	314
260	LD reg1, [reg2 + 32-bit lit]	Load from Memory	315
261	LDL reg1, [reg2 + 24-bit lit]	Load from Local Memory	316
262	LDS reg1, [reg2 + 24-bit lit]	Load from Shared Memory	317
263	ST [reg2 + 32-bit lit], reg1	Store to Memory	318
264	STL [reg2 + 24-bit lit], reg1	Store to Local Memory	319
265	STS [reg2 + 24-bit lit], reg1	Store to Shared Memory	320
266	BPT	Breakpoint/Trap	321
267	BRK (CC)	Break	322
268	CONT (CC)	Continue	323
269	EXIT (CC)	Exit Program	324
270	MEMBAR	Memory Barrier	325
271	NOP (CC)	No Operation	326
272	RET (CC)	Return From Subroutine	327
273			328
274			329

Instruction	Official Description
FCHK p2, reg2, composite	Single Precision FP Divide Range Check
VOTE (reg1), p6, p5	Vote Across SIMD Thread Group
LDC reg1, const_mem_with_reg2	Load Constant
MOV reg1, composite, (5-bit lit)	Move
MOV32I reg1, 32-bit lit, (4-bit lit)	((undocumented))
S2R reg1, special_reg	Move Special Register to Register
SEL reg1, reg2, composite, p5	Select Source with Predicate
TEX reg1, reg2, (reg3), 13-bit lit, 3-bit tex, 4-bit lit	Texture Fetch
TEXS reg4, reg1, reg2, (reg3), 13-bit lit, 1-bit tex, channel	Texture Fetch with scalar/non-vec4 source/destinations
ΓLDS reg4, reg1, reg2, (reg3), 13-bit lit, 1-bit tex, channel	Texture Load with scalar/non-vec4 source/destinations
[2I reg1, composite	Integer To Integer Conversion
[2F reg1, composite	Integer To Floating Point Conversion
F2I reg1, composite	Floating Point To Integer Conversion
F2F reg1, composite	Floating Point To Floating Point Conversion
MUFU reg1, reg2	Multi Function Operation
FLO reg1, composite	Find Leading One
POPC reg1, composite	Population count
RRO reg1, composite	Range Reduction Operator FP
FADD32I reg1, reg2, 32-bit lit	((undocumented))
FMUL32I reg1, reg2, 32-bit lit	((undocumented))
[ADD32I reg1, reg2, 32-bit lit	((undocumented))
LOP32I reg1, reg2, 32-bit lit	((undocumented))
BFE reg1, reg2, composite	Bit Field Extract
DADD reg1, reg2, composite	FP64 Add
DMUL reg1, reg2, composite	FP64 Multiply
FADD reg1, reg2, composite	FP32 Add
FMUL reg1, reg2, composite	FP32 Multiply
[ADD reg1, reg2, composite	Integer Addition
	Shift Left
SHL reg1, reg2, composite	
SHR reg1, reg2, composite	Shift Right
LOP (p7), reg1, reg2, composite	Logic Operation
BFI reg1, reg2, composite, reg5	Bit Field Insert
PRMT reg1, reg2, composite, reg5	Permute Register Pair FP64 Fused Mutiply Add
DFMA reg1, reg2, composite <-> reg5	± •
FFMA reg1, reg2, composite <-> reg5	FP32 Fused Multiply and Add
FCMP reg1, reg2, composite, reg5	FP32 Compare to Zero and Select Source
[ADD3 reg1, reg2, composite, reg5	3-input Integer Addition
ICMP reg1, reg2, composite, reg5	Integer Compare to Zero and Select Source
XMAD reg1, reg2, composite <-> reg5	Integer Short Multiply Add
SHF reg1, reg2, composite, reg5	Funnel Shift
VABSDIFF reg1, reg2, composite, reg5	((undocumented))
IMNMX reg1, reg2, composite, p5	Integer Minimum/Maximum
DMNMX reg1, reg2, composite, p5	FP64 Minimum/Maximum
FMNMX reg1, reg2, composite, p5	FP32 Minimum/Maximum
ISCADD reg1, reg2, composite, 5-bit lit	Scaled Integer Addition
ISCADD32I reg1, reg2, 32-bit lit, 5-bit lit	((undocumented))
DSET reg1, reg2, composite, p5	FP64 Compare And Set
FSET reg1, reg2, composite, p5	FP32 Compare And Set
ISET reg1, reg2, composite, p5	Integer Compare And Set
PSET reg1, p3, p4, p5 LOP3 (p7), reg1, reg2, reg3, reg5, 8-bit lit	Combine Predicates and Set 3-input Logic Operation

441	LOP3 reg1, reg2, composite, reg5, 9-bit lit	3-input Logic Operation	496
442	LEA (p7), reg1, reg2, 19-bit lit, (5-bit lit)	Compute Effective Address	497
443	LEA (p7), reg1, reg2, reg3, reg5, (5-bit lit)	Compute Effective Address	498
444	LEA (p7), reg1, reg2, reg3, (5-bit lit)	Compute Effective Address	499
445	PSETP p2, p1, p3, p4, p5	Combine Predicates and Set Predicate	500
446	DSETP p2, p1, reg2, composite, p5	FP64 Compare And Set Predicate	501
447	FSETP p2, p1, reg2, composite, p5	FP32 Compare And Set Predicate	502
448	ISETP p2, p1, reg2, composite, p5	Integer Compare And Set Predicate	503
449	CSETP p2, p1, CC, p5	Test Condition Code and Set Predicate	504
450	BAR 8-bit lit, (19-bit lit)	Barrier Synchronization	505
451	BRA (CC), const/lit composite	Relative Branch	506
452	CAL const/lit composite	Relative Call	507
453	PBK const/lit composite	Pre-Break	508
454	PCNT const/lit composite	Pre-continue	509
455	SSY const/lit composite	Set Synchronization Point	510
456	JCAL large const/lit composite	Absolute Call	511
457	BRX (CC), const_mem_with_reg2	Relative Branch Indirect	512
458	BRX (CC), reg2, 24-bit lit	Relative Branch Indirect	513
459	DEPBAR (sb, 6-bit lit), (bitfield)	((undocumented))	514
460	LD reg1, [reg2 + 32-bit lit], p8	Load from generic Memory	515
461	ST [reg2 + 32-bit lit], reg1, p9	Store to generic Memory	516
462	LDG reg1, [reg2 + 24-bit lit]	Load from Global Memory	517
463	LDL reg1, [reg2 + 24-bit lit]	Load within Local Memory Window	518
464	LDS reg1, [reg2 + 24-bit lit]	Local within Shared Memory Window	519
465	STG [reg2 + 24-bit lit], reg1	Store to global Memory	520
466	STL [reg2 + 24-bit lit], reg1	Store within Local or Shared Window	521
467	STS [reg2 + 24-bit lit], reg1	Store within Local or Shared Window	522
468	RED [reg2 + 20-bit lit], reg1	Reduction Operation on generic Memory	523
469	NOP (CC), 16-bit lit	No Operation	524
470	BRK (CC)	Break	525
471	CONT (CC)	Continue	526
472	EXIT (CC)	Exit Program	527
473	RET (CC)	Return From Subroutine	528
474	SYNC (CC)	Converge threads after conditional branch	529
475			530
476			531
477			532
478			533
479			534
480			535
481			536
482			537
483			538
484			539
485			540
486			541
487			542
488			543
489			544
490			545
491			546
492			547
493			548
494			549

# **Appendix - Opcodes**

In this Appendix we list the opcodes for decoded instructions on most of the distinct ISAs we have explored. We omit Compute Capabilities 2.x and 3.0, which have previously had their opcodes detailed in Asfermi [1].

The first column in each table is the opcode's string and the operand types. We use 'reg' for general register operands, 'p' for predicate registers, 'lit' for literal (hexadecimal or decimal) values, 'mem' for memory, 'const' for constant memory, 'tex' for texture shapes, 'channel' for texture channels, 'bitfield' for bitfield operands, and 'misc' for operands without a clear type.

The second column is the binary, with zeros and ones for opcode bits, and the character 'x' in place of bits that are not controlled by the opcode, with the least significant bit on the left. Bits which affect the types of the operands are treated as opcode bits.

#### Opcodes on Compute Capability 3.x

Table 4. Opcode lookup table: opcodeTable3x

*	l pu
Instruction	Bits
MOV reg reg lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx11010010
MOV reg const lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1111xxxx
MOV32I reg lit lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit	01xxxxxxxxxx1111xxxxxxxxxxxxxxxxxxxxxx
LD reg mem	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDL reg mem	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDS reg mem	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDC reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ST mem reg	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx100100
STL mem reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
STS mem reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1101000110
FADD reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD32I reg reg lit	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL32I reg reg lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg const reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg lit reg	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg const p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg reg p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg lit p	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg lit p	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg const p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg reg p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg const reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MUFU reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DMUL reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DMUL reg reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
= 2 10g 10g m	

DMUL reg reg const DFMA reg reg lit reg DFMA reg reg const DFMA reg reg const reg DFMA reg reg reg IADD reg reg const IADD reg reg reg IADD reg reg lit IADD32I reg reg lit IMNMX reg reg lit p IMNMX reg reg p IMNMX reg reg const p IMUL reg reg const IMUL reg reg lit IMUL reg reg reg IMUL32I reg reg lit IMAD reg reg lit reg IMAD reg reg const reg IMAD reg reg reg IMAD reg reg const ISCADD reg reg lit lit ISCADD reg reg lit ISCADD reg reg const lit ISET reg reg const p ISETP p p reg lit p ISETP p p reg reg p ISETP p p reg const p ICMP reg reg lit reg ICMP reg reg reg ICMP reg reg const reg I2F reg const I2F reg reg I2I reg const I2I reg reg I2I reg lit F2I reg reg F2I reg const F2F reg reg F2F reg const LOP reg reg const LOP reg reg lit LOP reg reg reg LOP32I reg reg lit SHL reg reg const SHR reg reg lit SHR reg reg const BFE reg reg lit BFE reg reg const BFI reg reg lit reg SEL reg reg p SEL reg reg lit p SEL reg reg const p SSY const SSY lit 

**BRA** const BRA misc const BRA lit BRA misc lit BRX misc reg lit BRX reg lit BRX const BRX misc const PCNT const PCNT lit CONT misc CONT PBK lit PBK const BRK misc **BRK** CAL const CAL lit RET misc RET EXIT misc **EXIT** NOP misc lit NOP lit BPT lit S2R reg sreg PSETP ppppp PSET reg p p p FLO reg reg FLO reg const P2R reg misc reg lit P2R reg misc reg const R2P misc reg lit R2P misc reg const TEX reg reg lit tex lit TEX reg reg lit tex lit TEXDEPBAR lit RRO reg reg RRO reg const PRMT reg reg lit reg DMNMX reg reg reg p DMNMX reg reg const p FMNMX reg reg lit p FMNMX reg reg p FMNMX reg reg const p VOTE p p VOTE reg p p POPC reg reg reg POPC reg reg const **MEMBAR** CSETP p p misc p ISCADD32I reg reg lit lit TLD reg reg lit tex lit TLD reg reg lit tex lit 

SHF reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx11111
SHF reg reg lit reg	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx111110110
FCHK p reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCHK p reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ISUB reg const reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ISUB reg reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ISUB reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ISUB reg lit reg	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ISUB reg reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDG reg mem	10xxxxxxxxxxxxxxxxxxx1111111110xx1111xxx000100011xxxxxx

# Opcodes on Compute Capabilities 5.x and 6.x

**Table 5.** Opcode lookup table: opcodeTable5x6x

Instruction	Bits
MOV reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1111xxxx
MOV reg const lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1111xxxx
MOV reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit	xxxxxxxxxx1111xxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LD reg mem p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDL reg mem	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDS reg mem	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDC reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ST mem reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
STL mem reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
STS mem reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD32I reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL32I reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg const reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSET reg reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSET reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg const p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg const p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg const reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MUFU reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

DADD reg reg lit DADD reg reg const DMUL reg reg reg DMUL reg reg lit DMUL reg reg const DFMA reg reg reg DFMA reg reg lit reg DFMA reg reg const reg DFMA reg reg reg const IADD reg reg reg IADD reg reg const IADD reg reg lit IADD32I reg reg lit IMNMX reg reg const p IMNMX reg reg p IMNMX reg reg lit p ISCADD reg reg lit ISCADD reg reg lit lit ISCADD reg reg const lit ISET reg reg p ISET reg reg const p ISET reg reg lit p ISETP p p reg reg p ISETP p p reg lit p ISETP p p reg const p ICMP reg reg reg ICMP reg reg lit reg ICMP reg reg const reg I2F reg reg I2F reg const I2I reg lit I2I reg reg I2I reg const F2I reg reg F2F reg reg F2F reg const F2F reg lit LOP reg reg lit LOP p reg reg reg LOP reg reg reg LOP p reg reg const LOP reg reg const LOP p reg reg lit LOP32I reg reg lit SHL reg reg lit SHL reg reg reg SHR reg reg lit SHR reg reg reg BFE reg reg lit BFI reg reg lit reg SEL reg reg p SEL reg reg lit p SEL reg reg const p

SSY lit

1101	SSY const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1156
1102	BRA const	111101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1157
1103	BRA misc const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1158
1104	BRA lit	111100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1159
1105	BRA misc lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1160
1106	BRX const	111101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1161
1107	BRX misc const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1162
1108	BRX reg lit	111100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1163
1109	BRX misc reg lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1164
1110	PCNT lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1165
1111	PCNT const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1166
1112	CONT	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1167
1113	CONT misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1168
1114	PBK lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1169
1115	PBK const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1170
1116	BRK	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1171
1117	BRK misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1172
1118	CAL lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1173
1119	CAL const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1174
1120	RET	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1175
1121	RET misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1176
1122	EXIT	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1177
1123	EXIT misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1178
1124	NOP lit	xxxxxxxx11110xxxxxxxxxxxxxxxxxxxxxxxxx	1179
1125	NOP misc lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1180
1126	NOP	xxxxxxx11110xxxxxxx000000000000000000xxxxxx	1181
1127	NOP misc	xxxxxxxxxxxxxxxxxx0000000000000000000xxxx	1182
1128	BAR lit	xxxxxxxxxxxxxxxxxx00000000000000000001110110	1183
1129	BAR lit lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1110110	1184
1130	S2R reg sreg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1185
1131	PSETP p p p p p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1186
1132	PSET reg p p p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1187
1133	FLO reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1188
1134	TEX reg reg lit tex lit	xxxxxxxxxxxxxxxxxxx111111111xxxxxxxxxx	1189
1135	TEX reg reg lit tex lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1190
1136	RRO reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1191
1137	PRMT reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1192
1138	DMNMX reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1193
1139	DMNMX reg reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1194
1140	FMNMX reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1195
1141	FMNMX reg reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1196
1142	RED mem reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1197
1143	VOTE reg p p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1198
1144	VOTE p p	111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1199
1145	POPC reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1200
1146	CSETP p p misc p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1201
1147	ISCADD32I reg reg lit lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1202
1148	SHF reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1203
1149	SHF reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1204
1150	FCHK p reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1205
1151	JCAL lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1206
1152	JCAL const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1207
1153	LDG reg mem	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1208
1154	ATOM reg mem reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1209
1155		12	1210

XMAD reg reg reg reg XMAD reg reg lit reg XMAD reg reg reg const XMAD reg reg const reg **SYNC** SYNC misc STG mem reg IADD3 reg reg reg IADD3 reg reg lit reg IADD3 reg reg const reg VABSDIFF reg reg reg VABSDIFF reg reg lit reg DEPBAR sb lit bitfield DEPBAR sb lit DEPBAR bitfield **DEPBAR** LOP3 reg reg reg lit LOP3 p reg reg reg lit LOP3 reg reg const reg lit LOP3 reg reg lit reg lit TLDS reg reg lit tex channel TLDS reg reg reg lit tex channel TEXS reg reg lit tex channel TEXS reg reg reg lit tex channel LEA reg reg reg lit LEA reg reg reg LEA p reg reg lit LEA p reg reg reg LEA reg reg reg lit LEA reg reg reg reg LEA p reg reg reg LEA p reg reg reg lit LEA reg reg lit LEA reg reg lit lit LEA p reg reg lit LEA p reg reg lit lit DSET reg reg p DSET reg reg const p DSET reg reg lit p 

### **Special Registers**

In this appendix we list all special registers we have observed. The first column is the encoded value. The second column contains the name of the special register, which nearly always begins with the text "SR\_". In cases where different architectures disagree regarding the name associated with an encoding, we list the older name in the third column.

Not all special registers are available on every GPU architecture. Additionally, the names produced by the disassembler will vary in formatting depending on its version. In particular, capitalization of the letters may differ, and dots may be replaced by underscores.

1327	underscores.			1382
1328	Encoding	Special Register	Alternate SR	1383
1329	0	SR_LANEID	THEFINITE SIX	1384
1330	1	SR_CLOCK		1385
1331	2	SR_VIRTCFG		1386
1332	3	SR_VIRTID		1387
1333	4	SR_PM0		1388
1334	5	SR_PM1		1389
1335	6	SR_PM2		1390
1336	7	SR_PM3		1391
1337	8	SR_PM4		1392
1338	9	SR_PM5		1393
1339	10	SR_PM6		1394
1340	11	SR_PM7		1395
1341	16	SR_PRIM_TYPE		1396
1342	17	SR_INVOCATION_ID		1397
1343	18	SR Y DIRECTION		1398
1344	19	SR_THREAD_KILL		1399
1345	20	SM_SHADER_TYPE		1400
1346	21	SR_DIRECTCBEWRITEADDRESSLOW		1401
1347	22	SR_DIRECTCBEWRITEADDRESSHIGH		1402
1348	23	SR DIRECTCBEWRITEENABLED		1403
1349	24	SR MACHINE ID 0		1404
1350	25	SR MACHINE ID 1		1405
1351	26	SR_MACHINE_ID_2		1406
1352	27	SR_MACHINE_ID_3		1407
1353	28	SR_AFFINITY		1408
1354	29	SR_INVOCATION_INFO		1409
1355	30	SR_WSCALEFACTOR_XY		1410
1356	31	SR_WSCALEFACTOR_Z		1411
1357	32	SR_TID		1412
1358	33	SR_TID.X		1413
1359	34	SR TID.Y		1414 1415
1360 1361	35	SR TID.Z		1416
1362	36	SR_CTA_PARAM		1417
1363	37	SR_CTAID.X		1418
1364	38	SR CTAID.Y		1419
1365	39	SR CTAID.Z		1420
1366	40	SR_NTID		1421
1367	41	SR_CIRQUEUEINCRMINUSONE	SR_NTID.X	1422
1368	42	SR_NLATC	SR_NTID.Y	1423
1369	43	SR_NTID.Z		1423
1370	44	SR_GRIDPARAM		1425
1370	45	SR_NCTAID.X		1426
1372	46	SR_NCTAID.Y		1427
1372	47	SR_NCTAID.Z		1428
1374	48	SR_SWINLO		1429
15/4			ı	1422

1832 50 SR SMEMSZ 1833 51 SR SMEMSZ 1834 52 SR LWINLO 1835 53 SR LWINSZ 1836 54 SR LWINSZ 1837 55 SR LWEMLOSZ 1838 56 SR EQMASK 1849 57 SR LTMASK 1840 58 SR LEMASK 1840 58 SR LEMASK 1841 59 SR GTMASK 1841 59 SR GTMASK 1842 60 SR GEMASK 1843 61 SR REGALLOC 1844 62 SR CTADDR 1845 64 SR GLOBALERRORSTATUS 1846 66 SR WARPERRORSTATUS 1846 66 SR WARPERRORSTATUS 1847 67 SR WARPERRORSTATUS 1848 72 SR PM_HI0 1850 74 SR PM_HI1 1850 75 SR PM_HI1 1850 76 SR PM_HI1 1850 77 SR PM_HI1 1851 75 SR PM_HI1 1852 76 SR PM_HI16 1853 77 SR PM_HI16 1854 78 SR PM_HI16 1855 79 SR PM_HI16 1855 79 SR PM_HI16 1856 80 SR CLOCKLO 1857 81 SR CLOCKCH 1858 82 SR GLOBALTIMERIO 1859 83 SR GLOBALTIMERIO 1860 96 SR HWTASKID 1861 99 SR_CIRCULARQUEUEENTRYADDRESSHIGH 1865	1431	49	SR SWINSZ	
1433         51         SR_SMEMBANKS           1434         52         SR_LWINLO           1435         53         SR_LWINSZ           1437         55         SR_LMEMILOST           1438         56         SR_EMASK           1439         57         SR_LTMASK           1440         58         SR_LEMASK           1441         59         SR_GTMASK           1442         60         SR_GEMASK           1443         61         SR_EGALLOC           1444         62         SR_CTXADDR           1445         64         SR_GLOBALERRORSTATUS           1446         66         SR_WARPERRORSTATUS           1447         67         SR_WARPERRORSTATUSCLEAR           1448         72         SR_PM_HII           1450         74         SR_PM_HIB           1451         75         SR_PM_HIB           1452         76         SR_PM_HIB           1453         77         SR_PM_HIB           1454         78         SR_PM_HIB           1453         77         SR_PM_HIB           1454         78         SR_PM_HIB           1455         80         SR_C			_	
1434			-	
1435   53				
1456			-	
1437				
1438       56       SR_EQMASK         1439       57       SR_LTMASK         1440       58       SR_LEMASK         1441       59       SR_GTMASK         1442       60       SR_GEMASK         1443       61       SR_REGALLOC         1444       62       SR_CTXADDR         1445       64       SR_GLOBALERRORSTATUS         1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HIO         149       73       SR_PM_HID         149       73       SR_PM_HIB         1451       75       SR_PM_HIB         1452       76       SR_PM_HIB         1453       77       SR_PM_HIB         1454       78       SR_PM_HIB         1455       79       SR_PM_HID         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYADDRESSLOW			-	
1459			-	
1440       58       SR_LEMASK         1441       59       SR_GTMASK         1442       60       SR_GEMASK         1443       61       SR_REGALLOC         1444       62       SR_CTXADDR         1445       64       SR_GLOBALERRORSTATUS         1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HIO         1449       73       SR_PM_HII         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI6         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH				
1441       59       SR_GTMASK         1442       60       SR_GEMASK         1443       61       SR_REGALLOC         1444       62       SR_CTXADDR         1445       64       SR_GLOBALERORSTATUS         1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HII         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH			_	
1442       60       SR_GEMASK         1443       61       SR_REGALLOC         1444       62       SR_CTXADDR         1445       64       SR_GLOBALERORSTATUS         1446       66       SR_WARPERRORSTATUSCLEAR         1447       67       SR_PM_HIO         1448       72       SR_PM_HIO         1449       73       SR_PM_HI         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYADDRESSLIOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH				
1443       61       SR_REGALLOC         1444       62       SR_CTXADDR         1445       64       SR_GLOBALERRORSTATUS         1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HI0         1449       73       SR_PM_HI1         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYADDRESSLOW         1462       98       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       ***       ****	1441			
1444       62       SR_CTXADDR         1445       64       SR_GLOBALERRORSTATUS         1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HIO         1449       73       SR_PM_HII         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKIO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH	1442			
1445       64       SR_GLOBALERRORSTATUS         1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HIO         1449       73       SR_PM_HII         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH	1443		_	
1446       66       SR_WARPERRORSTATUS         1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HI0         1449       73       SR_PM_HI1         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH	1444	62		
1447       67       SR_WARPERRORSTATUSCLEAR         1448       72       SR_PM_HIO         1449       73       SR_PM_HII         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH	1445	64	-	
1448       72       SR_PM_HII0         1449       73       SR_PM_HII         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH	1446	66	-	
1449       73       SR_PM_HI1         1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464	1447	67	SR_WARPERRORSTATUSCLEAR	
1450       74       SR_PM_HI2         1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1448	72		
1451       75       SR_PM_HI3         1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1449	73	SR_PM_HI1	
1452       76       SR_PM_HI4         1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464	1450	74	SR_PM_HI2	
1453       77       SR_PM_HI5         1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1451	75	SR_PM_HI3	
1454       78       SR_PM_HI6         1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1452	76	SR_PM_HI4	
1455       79       SR_PM_HI7         1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1453	77	SR_PM_HI5	
1456       80       SR_CLOCKLO         1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       SR_CIRCULARQUEUEENTRYADDRESSHIGH	1454	78	SR_PM_HI6	
1457       81       SR_CLOCKHI         1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1455	79	SR_PM_HI7	
1458       82       SR_GLOBALTIMERLO         1459       83       SR_GLOBALTIMERHI         1460       96       SR_HWTASKID         1461       97       SR_CIRCULARQUEUEENTRYINDEX         1462       98       SR_CIRCULARQUEUEENTRYADDRESSLOW         1463       99       SR_CIRCULARQUEUEENTRYADDRESSHIGH         1464       1464	1456	80	SR_CLOCKLO	
1459 83 SR_GLOBALTIMERHI 1460 96 SR_HWTASKID 1461 97 SR_CIRCULARQUEUEENTRYINDEX 1462 98 SR_CIRCULARQUEUEENTRYADDRESSLOW 1463 99 SR_CIRCULARQUEUEENTRYADDRESSHIGH 1464	1457	81	SR_CLOCKHI	
1460 96 SR_HWTASKID  1461 97 SR_CIRCULARQUEUEENTRYINDEX  1462 98 SR_CIRCULARQUEUEENTRYADDRESSLOW  1463 99 SR_CIRCULARQUEUEENTRYADDRESSHIGH  1464	1458	82	SR_GLOBALTIMERLO	
1461 97 SR_CIRCULARQUEUEENTRYINDEX 1462 98 SR_CIRCULARQUEUEENTRYADDRESSLOW 1463 99 SR_CIRCULARQUEUEENTRYADDRESSHIGH 1464	1459	83	SR_GLOBALTIMERHI	
146298SR_CIRCULARQUEUEENTRYADDRESSLOW146399SR_CIRCULARQUEUEENTRYADDRESSHIGH14641464	1460	96	SR_HWTASKID	
1462 98 SR_CIRCULARQUEUEENTRYADDRESSLOW 1463 99 SR_CIRCULARQUEUEENTRYADDRESSHIGH 1464	1461	97	SR_CIRCULARQUEUEENTRYINDEX	
1463 99 SR_CIRCULARQUEUEENTRYADDRESSHIGH 1464	1462	98	_ · · ·	
1464	1463		_ · · ·	
1465	1464			
	1465		T.	

### References

 [1] Hou, Y., Lai, J., and Mikushin, D. Asfermi: An assembler for the nvidia fermi instruction set. *URL: http://code.google.com/p/asfermi/(accessed: 03.12. 2012)* (2011).