## 1 Appendix - Opcodes

In this Appendix we list the opcodes for decoded instructions on most of the distinct ISAs we have explored. We omit Compute Capabilities 3.x with 2.0, which have previously had their opcodes detailed in Asfermi [1]. The first column in each table is the opcode's string and the operand types. We use 'reg' for general register operands, 'p' for predicate registers, 'lit' for literal (hexadecimal or decimal) values, 'mem' for memory, 'const' for constant memory, 'tex' for texture shapes, 'channel' for texture channels, 'bitfield' for bitfield operands, and 'misc' for operands without a clear type.

The second column is the binary, with zeros and ones for opcode bits, and the character 'x' in place of bits that are not controlled by the opcode, with the least significant bit on the left. Bits which affect the types of the operands are treated as opcode bits.

## 1.1 Opcodes on Compute Capability 3.x

Table 1. Opcode lookup table: opcodeTable3x

MOV reg reg lit MOV reg const lit MOV32I reg lit lit MOV32I reg lit lit MOV32I reg lit LD reg mem LDL reg mem LDL reg mem LDL reg mem O1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg const lit MOV reg const lit MOV reg const MOV32I reg lit lit MOV32I reg lit lit MOV32I reg lit lit LD reg mem  LDL reg mem  LDD reg reg lit LDC reg const  MOV32I reg lit lit MOV32I reg lit lit MOV32I reg lit LD reg mem  LDL reg mem  LDL reg mem  MOV32I reg lit LDC reg const  ST mem reg  MOV32I reg lit LDC reg const  ST mem reg  MOV32I reg lit MOV32XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
MOV reg const MOV reg const MOV32I reg lit it MOV32I reg lit it D1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV 7eg const MOV32l reg lit lit MOV32l reg lit lit MOV32l reg lit LD reg mem LDL reg mem 101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit lit MOV32I reg lit lit MOV32I reg lit LD reg mem  LDL reg mem  LDS reg mem  LDC reg const ST mem reg  O0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit LD reg mem LDL reg mem LDL reg mem LDL reg mem LDL reg mem LDC reg const ST mem reg STL mem reg STS mem reg STS mem reg STS mem reg O1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDL reg mem LDS reg mem LDC reg const ST mem reg O1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDL reg mem LDS reg mem LDC reg const ST mem reg O1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDS reg mem LDC reg const ST mem reg STL mem reg STS mem reg FADD reg reg lit FADD reg reg lit FADD reg reg reg FADD reg reg lit FMUL reg reg reg FMUL reg reg reg FMUL reg reg reg FMUL reg reg lit FMUL reg reg reg FMUL reg reg reg FFMA reg reg reg FFMA reg reg reg FFMA reg reg reg FFMA reg reg reg reg FFMA reg reg reg reg FFMA reg reg reg FFMA reg reg reg reg FFMA reg reg reg reg FFMA reg reg reg
LDC reg const ST mem reg O0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ST mem reg STL mem reg STS mem reg FADD reg reg lit FADD reg reg const FADD reg reg reg FADD reg reg lit FADD reg reg reg FADD reg reg reg FADD reg reg reg Interpretation of the proper state of the properties o
STL mem reg STS mem reg O1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg lit FADD reg reg const FADD reg reg const FADD reg reg reg FADD reg reg lit FADD reg reg reg FADD reg reg FADD reg reg reg FADD reg reg FADD reg reg reg FADD reg reg
FADD reg reg const FADD reg reg reg FADD reg reg reg FADD32I reg reg lit FMUL reg reg const FMUL reg reg lit FMUL reg reg lit FMUL reg reg lit FMUL reg reg lit FMUL reg reg reg FFMA reg reg reg const FSETP p p reg const p FSETP p p reg lit p DSETP p p reg lit p  10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg reg lit
FADD32I reg reg lit FMUL reg reg const FMUL reg reg lit FMUL reg reg lit FMUL reg reg lit FMUL reg reg reg FMUL reg reg reg FMUL reg reg lit FFMA reg reg reg lit FFMA reg reg reg const FSETP p p reg const p FSETP p p reg reg p FSETP p p reg lit p DSETP p p reg lit p  TOUL reg reg lit TOUL reg reg TOUL reg
FMUL reg reg lit FMUL reg reg reg FMUL reg reg reg FMUL reg reg reg FMUL reg reg lit FMUL reg reg reg FMUL reg reg lit FMUL reg reg reg FMUL reg reg lit FMUL reg reg reg INTERPORT REG REG CONST REG FMA reg reg reg reg FFMA reg reg reg reg FFMA reg reg reg reg FFMA reg reg reg const FSETP p p reg const p FSETP p p reg reg p FSETP p p reg lit p DSETP p p reg lit p  INTERPORT REG REG CONST INTERPORT REG REG CONST INTERPORT REG REG REG REG CONST INTERPORT REG
FMUL reg reg lit FMUL reg reg reg FMUL reg reg lit FMUL32I reg reg lit FFMA reg reg const reg FFMA reg reg lit reg FFMA reg reg lit reg FFMA reg reg reg reg FFMA reg reg lit reg FFMA reg reg reg const p FFMA reg reg reg const p FSETP p p reg const p FSETP p p reg lit p DSETP p p reg lit p  10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg reg lit FMUL32I reg reg lit FFMA reg reg const reg FFMA reg reg lit reg FFMA reg reg reg const p FSETP p p reg const p FSETP p p reg reg p FSETP p p reg lit p DSETP p p reg lit p  101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL32I reg reg lit FFMA reg reg const reg FFMA reg reg reg reg FFMA reg reg lit reg FFMA reg reg reg const FFMA reg reg reg const FFMA reg reg reg lit reg FFMA reg reg reg const FFMA reg reg reg const FSETP p p reg const p FSETP p p reg reg p FSETP p p reg lit p DSETP p p reg lit p  10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg reg reg FFMA reg reg reg lit reg FFMA reg reg reg const p FSETP p p reg const p FSETP p p reg lit p DSETP p p reg lit p DSETP p p reg lit p
FFMA reg reg lit reg FFMA reg reg lit reg FFMA reg reg reg const FSETP p p reg const p FSETP p p reg lit p DSETP p p reg lit p DSETP p p reg lit p
FFMA reg reg lit reg FFMA reg reg reg const FSETP p p reg const p FSETP p p reg lit p DSETP p p reg lit p  10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg reg const FSETP p p reg const p FSETP p p reg reg p FSETP p p reg lit p DSETP p p reg lit p  01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg const p FSETP p p reg reg p FSETP p p reg lit p DSETP p p reg lit p  01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg reg p  FSETP p p reg lit p  DSETP p p reg lit p  01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg lit p  10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg lit p 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg const p 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg reg p 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg reg 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg const reg 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MUFU reg reg 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg const 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg lit 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg reg 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DMUL reg reg reg 01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DMUL reg reg lit 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

DMUL reg reg const DFMA reg reg lit reg DFMA reg reg reg const DFMA reg reg const reg DFMA reg reg reg IADD reg reg const IADD reg reg reg IADD reg reg lit IADD32I reg reg lit IMNMX reg reg lit p IMNMX reg reg p IMNMX reg reg const p IMUL reg reg const IMUL reg reg lit IMUL reg reg reg IMUL32I reg reg lit IMAD reg reg lit reg IMAD reg reg const reg IMAD reg reg reg IMAD reg reg reg const ISCADD reg reg lit lit ISCADD reg reg lit ISCADD reg reg const lit ISET reg reg const p ISETP p p reg lit p ISETP p p reg reg p ISETP p p reg const p ICMP reg reg lit reg ICMP reg reg reg ICMP reg reg const reg I2F reg const I2F reg reg I2I reg const I2I reg reg I2I reg lit F2I reg reg F2I reg const F2F reg reg F2F reg const LOP reg reg const LOP reg reg lit LOP reg reg reg LOP32I reg reg lit SHL reg reg const SHR reg reg lit SHR reg reg const BFE reg reg lit BFE reg reg const BFI reg reg lit reg SEL reg reg p SEL reg reg lit p SEL reg reg const p SSY const SSY lit 

	DD 4	
111	BRA const	00111101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
112	BRA misc const	00xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
113	BRA lit	00111100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
114	BRA misc lit	00xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
115	BRX misc reg lit	00xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
116	BRX reg lit	00111100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
117	BRX const	00111101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
118	BRX misc const	00xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
119	PCNT const	00xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
120	PCNT lit	00xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
121	CONT misc	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
122	CONT	0011110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
123	PBK lit	00xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
124	PBK const	00xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
125	BRK misc	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
126	BRK	0011110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
127	CAL const	00xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
128	CAL lit	00xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
129	RET misc	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
130	RET	0011110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
131	EXIT misc	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
132	EXIT	0011110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
133	NOP misc lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
134	NOP lit	01xxxxxxxx11110xxxxxxxxxxxxxxxxxxxxxxx
135	BPT lit	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
136	S2R reg sreg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
137	PSETP p p p p p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
138	PSET reg p p p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
139	FLO reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
140	FLO reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
141	P2R reg misc reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
142	P2R reg misc reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
143	R2P misc reg lit	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
144	R2P misc reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
145	TEX reg reg lit tex lit	10xxxxxxxxxxxxxxxxxxxxxx111111111xxxxxxx
146	TEX reg reg lit tex lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
147	TEXDEPBAR lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
148	RRO reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
149	RRO reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
150	PRMT reg reg lit reg	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
151	DMNMX reg reg reg p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
152	DMNMX reg reg const p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
153	FMNMX reg reg lit p	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
154	FMNMX reg reg reg p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
155	FMNMX reg reg const p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
156	VOTE p p	011111111111xxxxxxxxxxxxxxxxxxxxxxxxxxx
157	VOTE reg p p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
158	POPC reg reg reg	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
159	POPC reg reg const	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
160	MEMBAR	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
161	CSETP p p misc p	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
162	ISCADD32I reg reg lit lit	00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
163	TLD reg reg lit tex lit	01xxxxxxxxxxxxxxxxxx111111111xxxxxxxxxx
164	TLD reg reg reg lit tex lit	01xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
165	0 0 0	3



## 1.2 Opcodes on Compute Capabilities 5.x and 6.x

Table 2. Opcode lookup table: opcodeTable5x6x

Instruction	Bits
MOV reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg const lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit	xxxxxxxxxx1111xxxxxxxxxxxxxxxxxxxxxxxx
MOV32I reg lit lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LD reg mem p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDL reg mem	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDS reg mem	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
LDC reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ST mem reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
STL mem reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
STS mem reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FADD32I reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL reg reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FMUL32I reg reg lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg const	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg const reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FFMA reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSET reg reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSET reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FSETP p p reg const p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DSETP p p reg const p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg const reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
FCMP reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
MUFU reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DADD reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

DADD reg reg lit DADD reg reg const DMUL reg reg reg DMUL reg reg lit DMUL reg reg const DFMA reg reg reg DFMA reg reg lit reg DFMA reg reg const reg DFMA reg reg reg const IADD reg reg reg IADD reg reg const IADD reg reg lit IADD32I reg reg lit IMNMX reg reg const p IMNMX reg reg p IMNMX reg reg lit p ISCADD reg reg lit ISCADD reg reg lit lit ISCADD reg reg const lit ISET reg reg p ISET reg reg const p ISET reg reg lit p ISETP p p reg reg p ISETP p p reg lit p ISETP p p reg const p ICMP reg reg reg ICMP reg reg lit reg ICMP reg reg const reg I2F reg reg I2F reg const I2I reg lit I2I reg reg I2I reg const F2I reg reg F2F reg reg F2F reg const F2F reg lit LOP reg reg lit LOP p reg reg reg LOP reg reg reg LOP p reg reg const LOP reg reg const LOP p reg reg lit LOP32I reg reg lit SHL reg reg lit SHL reg reg reg SHR reg reg lit SHR reg reg reg BFE reg reg lit BFI reg reg lit reg SEL reg reg p SEL reg reg lit p SEL reg reg const p SSY lit 

441	SSY const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	496
442	BRA const	111101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	497
443	BRA misc const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	498
444	BRA lit	111100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	499
445	BRA misc lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	500
446	BRX const	111101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	501
447	BRX misc const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	502
448	BRX reg lit	111100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	503
449	BRX misc reg lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	504
450	PCNT lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	505
451	PCNT const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	506
452	CONT	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	507
453	CONT misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	508
454	PBK lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	509
455	PBK const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	510
456	BRK	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	511
457	BRK misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	512
458	CAL lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	513
459	CAL const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	514
460	RET	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	515
461	RET misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	516
462	EXIT	11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	517
463	EXIT misc	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	518
464	NOP lit	xxxxxxx11110xxxxxxxxxxxxxxxxxxxxxxxxxx	519
465	NOP misc lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	520
466	NOP	xxxxxxx11110xxxxxxx000000000000000000xxxxxx	521
467	NOP misc	xxxxxxxxxxxxxxxxx0000000000000000000xxxx	522
468	BAR lit	xxxxxxxxxxxxxxxxxx00000000000000000001110110	523
469	BAR lit lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1110110	524
470	S2R reg sreg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	525
471	PSETP p p p p p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	526
472	PSET reg p p p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	527
473	FLO reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	528
474	TEX reg reg lit tex lit	xxxxxxxxxxxxxxxxx111111111xxxxxxxxxxxx	529
475	TEX reg reg lit tex lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	530
476	RRO reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	531
477	PRMT reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	532
478	DMNMX reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	533
479	DMNMX reg reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	534
480	FMNMX reg reg p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	535
481	FMNMX reg reg lit p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	536
482	RED mem reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	537
483	VOTE reg p p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	538
484	VOTE p p	111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	539
485	POPC reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	540
486	CSETP p p misc p	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	541
487	ISCADD32I reg reg lit lit	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	542
488	SHF reg reg lit reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	543
489	SHF reg reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	544
490	FCHK p reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	545
491	JCAL lit	xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	546
492	JCAL const	xxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	547
493	LDG reg mem	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	548
494	ATOM reg mem reg reg	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	549
495		6	550

XMAD reg reg reg reg XMAD reg reg lit reg XMAD reg reg reg const XMAD reg reg const reg **SYNC** SYNC misc STG mem reg IADD3 reg reg reg reg IADD3 reg reg lit reg IADD3 reg reg const reg VABSDIFF reg reg reg VABSDIFF reg reg lit reg DEPBAR sb lit bitfield DEPBAR sb lit DEPBAR bitfield **DEPBAR** LOP3 reg reg reg lit LOP3 p reg reg reg lit LOP3 reg reg const reg lit LOP3 reg reg lit reg lit TLDS reg reg lit tex channel TLDS reg reg reg lit tex channel TEXS reg reg lit tex channel TEXS reg reg reg lit tex channel LEA reg reg reg lit LEA reg reg reg LEA p reg reg lit LEA p reg reg reg LEA reg reg reg lit LEA reg reg reg reg LEA p reg reg reg LEA p reg reg reg lit LEA reg reg lit LEA reg reg lit lit LEA p reg reg lit LEA p reg reg lit lit DSET reg reg p DSET reg reg const p DSET reg reg lit p 

## References

[1] Yunqing Hou, J Lai, and D Mikushin. 2011. Asfermi: An assembler for the NVIDIA Fermi instruction set. URL: http://code.google.com/p/asfermi/(accessed: 03.12. 2012) (2011).