

MIPS 猥 CPU μ CP0 □ '|

2025 年 11 月 12 日

目录

1

2 CP0gi 1

2.1 *gi*

CP0g*i* 簿 cp0.vf© □ । ml g— .. fo

Listing 1: CP0gj ..

```

1 module cp0(
2     input          clk,           // 
3     input          resetn,        // , ' zt-mp
4
5     // 4 WB#(pL)      z
6     input          mtc0,         // MTC0
7     input          mfc0,         // MFC0
8     input [ 7:0]   cp0r_addr,   // CPO#(J)      }#( [4:0],      [2:0] )
9     input [31:0]   wdata,        // CPO#(p      %
10
11    // □      z
12    input          syscall,      // SYSCALL
13    input          eret,         // ERET
14    input [31:0]   pc,          // p#(PC#(EPC))
15    input          wb_valid,     // WB#(      z
16    input          wb_over,      // WB#(      z
17
18    // □      "4 WB#(      p
19    input          ex_valid_i,   // □
20    input [ 4:0]   ex_code_i,   // □#(p
21    input          ex_bd_i,      // □
22    input [31:0]   ex_pc_i,     // .$#(p#(PC
23    input          baddr_valid_i, // "
24    input [31:0]   baddr_i,      // "
25
26    // CPO#(J)      %
27    output         [31:0] cp0r_rdata,   // CPO#(J)      % .. MFC0#(C
28
29    // □`|
30    output         cancel,        // z
31    output         exc_valid,    // □      z
32    output [31:0]  exc_pc,       // □      < ERET . p>

```

```

33
34 // %
35 output [31:0] cp0r_status,      // STATUS%
36 output ]31:0] cp0r_cause,      // CAUSE%
37 output ]31:0] cp0r_epc,        // EPC%
38
39 //
40 output c0_int;               // %
41 );

```

2.2

CP0 $\frac{1}{4}$ \hat{J}

1. \square \square \square \square \square (SYSCALL $\frac{1}{4}$ BREAK $\frac{1}{4}$ μ \square \square ex_valid_i, ex_code_i
2. $\frac{1}{4}\hat{J}$ \square \square MTC0/MFC0 CP0 $\frac{1}{4}$ \hat{J} \square WMASK $\frac{1}{4}$ \hat{J}
3. \square \square WB $\frac{1}{4}$ $\frac{1}{2}$ \square \square CP0 \square \square \square \square
4. \square CP0 \square \square \square \square

3 CP0 $\frac{1}{4}$ \hat{J}

3.1 $\frac{1}{4}\hat{J}$

$\pm\frac{3}{4}$ \square CP0 $\frac{1}{4}$ \hat{J}

表 1: CP0 $\frac{1}{4}$ \hat{J}

$\frac{1}{4}\hat{J}$	3	$\frac{1}{4}\hat{J}$
12	0	STATUS
13	0	CAUSE
14	0	EPC
8	0	BADVADDR
9	0	COUNT
11	0	COMPARE

3.2 STATUS $\frac{1}{4}\hat{J}$ \hat{J} 12 $\frac{1}{4}$ \hat{J}

STATUS $\frac{1}{4}\hat{J}$ \square \square

Listing 2: STATUS $\frac{1}{4}$ J

```

1 // STATUS $\frac{1}{4}$ J
2 wire status_ie;           // bit 0: 0%      (IE)
3 wire status_exl;          // bit 1: 0%±    (EXL)
4 wire [7:0] status_im;    // bit 15:8:   q     (IM)
5
6 // STATUS $\frac{1}{4}$ J      □ ³ IE; EXL; IM  £©
7 wire [31:0] STATUS_WMASK;
8 assign STATUS_WMASK = 32'h0000_8103; // bit 0(IE), bit 1(EXL), bit 15:8(IM)

```

1

- IE (bit 0) $\frac{1}{4}$ 0% j£µ±IE=0 £¬ » qP£
- EXL (bit 1) $\frac{1}{4}$ 0% □ ³ 0%± j£µ±EXL=1 £¬CPU' □ ³ 0%± j£µ±EXL=1 £¬CPU' □ ³ 0%± j£µ±EXL=1 £¬CPU'
- IM[7:0] (bit 15:8) $\frac{1}{4}$ q j£ÿ ¶ , £¬IM[7]¶ ¶ £

Ω

Listing 3: STATUS $\frac{1}{4}$ J

```

1 if (status_wen) begin
2     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
3 end

```

3.3 CAUSE $\frac{1}{4}$ J J 13£©

CAUSE $\frac{1}{4}$ J ¼ □ j£Listing 4: CAUSE $\frac{1}{4}$ J

```

1 // CAUSE $\frac{1}{4}$ J
2 wire cause_bd;           // bit 31:      )BD)
3 wire cause_ti;          // bit 30: ¶      )TI)
4 wire [7:0] cause_ip;    // bit 15:8:    (IP)
5 wire [4:0] cause_excode; // bit 6:2:    (ExcCode)
6
7 // CAUSE $\frac{1}{4}$ J      □ ³ IP[1:0]  £©
8 wire [31:0] CAUSE_WMASK;
9 assign CAUSE_WMASK = 32'h0000_0300; // bit 9:8(IP[1:0])

```

1

- BD (bit 31) $\frac{1}{4}$ 0% j£µ± □ · £j £¬BD=1 £
- TI (bit 30) $\frac{1}{4}$ 0% j£µ±COUNT == COMPARE £¬TI=1j£

- IP[7:0] (bit 15:8) \rightarrow IP[7] $\frac{1}{4}$ \rightarrow $\frac{1}{4}$ \rightarrow IP
- ExcCode (bit 6:2) \rightarrow $\frac{1}{4}$ \rightarrow $\frac{1}{4}$ \rightarrow ExcCode

□

表 2: □ ±

□ ±	□
0	(Interrupt)
4	μ \rightarrow AdEL
5	μ \rightarrow AdES
8	μ (SYSCALL)
9	¶ (BREAK)
12	(OV)

3.4 EPC $\frac{1}{4}$ J J 14 $\frac{1}{4}$ J

EPC $\frac{1}{4}$ J 減 \rightarrow µij \rightarrow IP

Listing 5: EPC $\frac{1}{4}$ J

```

1 //      □ ' |      □ ¶ 1  ex_valid_i`<>p
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1;                      // EXL
4     cause[31] <= ex_bd_i;                  // BD
5     cause[6:2] <= ex_code_i;                // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i;   //      PC»    PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

- $\mu \pm$ □ · c \rightarrow EPC±IP \rightarrow µ \rightarrow IP
- · c \rightarrow BD=1 \rightarrow EPC±IP \rightarrow J IP
- ERET \rightarrow CPU $\mu \frac{1}{2}$ EPC±IP \rightarrow J $\frac{1}{4}$ IP

3.5 BADVADDR $\frac{1}{4}$ J J 8 $\frac{1}{4}$ J

BADVADDR $\frac{1}{4}$ J 減 μ \rightarrow IP

Listing 6: BADVADDR $\frac{1}{4}$ J

```

1 if (badvaddr_valid_i) begin
2     badvaddr <= badvaddr_i;
3 end

```

- COUNT $\frac{1}{4}$ J $\frac{1}{2}$ AdEL/AdES
- MEM $\frac{1}{4}$ J $\frac{1}{2}$ CP0 $\frac{1}{2}$ μ»

3.6 COUNT $\frac{1}{4}$ J J 9

COUNT $\frac{1}{4}$ J “ ” “ ”

Listing 7: COUNT $\frac{1}{4}$ J

```

// ¶ “ ”
1 // “ ”
2 reg time_tick;
3 always @(posedge clk) begin
4     if (!resetn) begin
5         time_tick <= 1'b0;
6     end else begin
7         time_tick <= ~time_tick;
8     end
9 end
10
11 // COUNT $\frac{1}{4}$ J “ ”
12 always @(posedge clk) begin
13     if (!resetn) begin
14         count <= 32'd0;
15     end else begin
16         if (count_wen) begin
17             count <= wdata;
18         end else if (time_tick) begin
19             count <= count + 1'b1;
20         end
21     end
22 end

```

- COUNT $\frac{1}{4}$ J $\frac{1}{2}$ MTC0
- $\frac{3}{2}$ COUNT $\frac{1}{2}$ time_tick $\frac{1}{2}$
- μ±COUNT == COMPARE $\frac{1}{2}$ COUNT $\frac{1}{2}$

3.7 COMPARE^{1/4}J J 11£©

COMPARE^{1/4}J “ £¬ “ £

Listing 8: COMPARE^{1/4}J

```

1 // COMPARE1/4J      £¬      ¶
2 always @(posedge clk) begin
3     if (!resetn) begin
4         compare <= 32'd0;
5     end else begin
6         if (compare_wen) begin
7             compare <= wdata;
8         end
9     end
10 end
11
12 // ¶      £"cause_ti_reg£©
13 always @(posedge clk) begin
14     if (!resetn) begin
15         cause_ti_reg <= 1'b0;
16     end else begin
17         if (compare_wen) begin
18             cause_ti_reg <= 1'b0; //      COMPARE
19         end else if (count_eq_compare) begin
20             cause_ti_reg <= 1'b1; // COUNT == COMPARE
21         end
22     end
23 end

```

- COMPARE^{1/4}J 1 MTC0 □
- COMPARE^{1/4}J ¶ £"TI £©¡£
- µ±COUNT == COMPARE £¬ TI± £¬'¥ · ¢ £

4 □ 1

4.1 □ 1/4

□ 1/4 1/4 IJ»1/2 Σ°

1. ID^{1/4}£° SYSCALL¡¢BREAK
2. MEM^{1/4}£° AdEL/AdES£©¡£

4.2 WB^{1/4} ¶ □

$$WB^{\frac{1}{4}}\P_{,\alpha} \quad \square \; \mathcal{L}^{-1}\P^{..} \quad \P^\alpha \; CP0\mathcal{L}^\alpha$$

Listing 9: WB^{1/4} ¶ □

```

1 // □      ¶    > p   > BREAK > SYSCALL
2 // .     □ p   BREAK;SYSCALL
3 assign wb_ex_valid_no_int = (mem_ex_adel_wb | mem_ex_ades_wb | brk_wb | syscall) ?
4     WB_valid : 1'b0;
5
6 assign wb_ex_code_no_int = mem_ex_adel_wb ? 5'd4 : // AdEL
7     mem_ex_ades_wb ? 5'd5 : // AdES
8     brk_wb ? 5'd9 : // BREAK
9     syscall ? 5'd8 : 5'd0; // SYSCALL
10
11
12 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
13 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int; // □ IO
14 assign wb_ex_bd = 1'b0; // %
15 assign wb_ex_pc = pc; // □ PC p   syscall% p+jpc

```

□ ¶£º

1. ¶ .. ¶£©
 2. µ' AdEL/AdES£©
 - .3 BREAK □
 4. SYSCALL □

4.3 □ '1

$\mu \pm \square \cdot c \models \neg CP0$ 2

1. **EXL** £ºSTATUS[1] = 1£¬½ □ '¡ g ¡£
 2. ±£' EPC£º½« · c □ µ PC±£' 濑 EPC½Ê
 3. **CAUSE**£º □ ± □ ExcCode£º©º £"BD£º©¡£
 4. ±£' **BADVADDR**£º g' £' ¡£
 5. □ £ºCPU µ½ □ £:©0x0£"£

Listing 10: CP0

```

1 //      □'|      □¶` ex_valid_i`<>p
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1;                      // EXL
4     cause[31] <= ex_bd_i;                  // BD
5     cause[6:2] <= ex_code_i;                // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i;    //      PC»    PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

4.4 ERET

ERET □ '| » ⑨

Listing 11: ERET

```

1 // ERET      EXL
2 if (eret && wb_valid) begin
3     status[1] <= 1'b0;    // EXL
4 end
5
6 //      □/ · p»      Ÿ
7 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- ERET → STATUS[1] → EXL → □ '| ⑨
- CPU → EPC → Ÿ

5 |

5.1 ¶

CP0 ↴

Listing 12: ¶

```

1 // COUNT == COMPARE
2 assign count_eq_compare = (count == compare);
3
4 // ¶      cause_t#(reg)
5 always @(posedge clk) begin
6     if (!resetn) begin

```

```

7      cause_ti_reg <= 1'b0;
8  end else begin
9    if (compare_wen) begin
10      cause_ti_reg <= 1'b0; // COMPARE
11    end else if (count_eq_compare) begin
12      cause_ti_reg <= 1'b1; // COUNT == COMPARE
13    end
14  end
15 end
16
17 // CAUSE[%]
18 always @(posedge clk) begin
19   // cause[30]: TI &~¶      &©
20   if (!ex_valid_i || !wb_valid) begin
21     cause[30] <= cause_ti_reg;
22   end
23
24   // cause[15:8]: IP &~      &©
25   // IP[7] = TI&~¶      ©
26   if (!ex_valid_i || !wb_valid) begin
27     cause[15:8] <= {cause_ti_reg, 5'd0, cause[9:8]};
28   end
29 end

```

5.2

$^2 \text{ } Y \cdot C^O$

Listing 13:

```

1 //
2 //      &©      && ¶      && Ø%      && ²»      □¶±
3 assign c0_int = !(cause_ip[7:0] & status_im[7:0]) & status_ie & !status_exl;

```

C^O

1. IP I1&©
2. ¶ q ~IM I1&©
3. Ø% ~IE=1&©
4. ²» □ ¼¶± EXL=0&©

6 $U^{\frac{1}{4}}$

6.1 MEM->WB

MEM $U^{\frac{1}{4}}$ $\ll \square \quad ' \ll p$ WB $U^{\frac{1}{4}}$ $\ll o$

Listing 14: MEM->WB

```

1 `define MEM_WB_BUS_WIDTH      153
2
3 // ) MEM->WB      -> mem_ex_adel, mem_ex_ades, badvaddr(dm_addr)
4 assign MEM_WB_bus = {rf_wen,rf_wdest,           // WB      & z
5                      mem_result,            //       >> J      %
6                      lo_result,             // ^ " p 32 %
7                      hi_write,lo_write,    // HI/LO
8                      mfhi,mflo,           // WB      & z
9                      mtc0,mfc0,cp0r_addr,syscall,brk,eret, // WB      & z
10                     mem_ex_adel,mem_ex_ades,        // p      & z
11                     dm_addr,                  // BADVADDR z
12                     pc};                    // PC

```

- mem_ex_adel $\ll o$ Load p '
- mem_ex_ades $\ll o$ Store p '
- dm_addr $\ll o$ · ô z" BADVADDR $\ll o$
- $syscall$, brk , $eret$ $\ll o$ \square

6.2 WB->CP0 \square

WB $U^{\frac{1}{4}}$ $\ll \square \quad \square \quad ' \ll p$ CP0 $\ll o$

Listing 15: WB->CP0 \square

```

1 //      << p  CP0 z
2 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
3 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int;
4 assign wb_ex_bd = 1'b0;
5 assign wb_ex_pc = pc;
6 assign wb_badvaddr_valid = mem_ex_adel_wb | mem_ex_ades_wb;
7 assign wb_badvaddr = mem_badvaddr_wb;

```

7 □

7.1 SYSCALL □

1/4 ID^{1/4} □

Listing 16: SYSCALL

```
// decode.v
assign inst_SYSCALL = (op == 6'b000000) & (funct == 6'b001100);
```

'| .Ω

1. ID^{1/4} SYSCALL \hookrightarrow syscall \hookrightarrow WB^{1/4}
2. WB^{1/4} \hookrightarrow I8 $_J$
3. CP0 \pm EPC $_J$ SYSCALL \hookrightarrow EXL=1 \hookrightarrow $\mu^{1/2}$ □
4. □
5. '| EPC += 4 \hookrightarrow ERET $\cdot \mu \gg$

7.2 BREAK □

1/4 ID^{1/4} □

Listing 17: BREAK

```
// decode.v
assign inst_BREAK = (op == 6'b000000) & (funct == 6'b001101);
```

'| .Ω

1. ID^{1/4} BREAK \hookrightarrow brk \hookrightarrow WB^{1/4}
2. WB^{1/4} \hookrightarrow I9 $_J$
3. CP0 \pm EPC $_J$ BREAK \hookrightarrow EXL=1 \hookrightarrow $\mu^{1/2}$ □
4. □
5. '| EPC += 4 \hookrightarrow ERET $\cdot \mu \gg$

7.3 μ □ AdEL/AdES Σ

1/4 MEM^{1/4} □ $\cdot \hat{\sigma} \Sigma$

Listing 18: μ ¶

```

1 // mem.v
2 wire mem_ex_adel; // load μ
3 wire mem_ex_ades; // store μ
4 assign mem_ex_adel = MEM_valid && inst_load && ls_word && (dm_addr[1:0]!=2'b00);
5 assign mem_ex_ades = MEM_valid && inst_store && ls_word && (dm_addr[1:0]!=2'b00);

```

'| .Ω

1. MEM $\frac{1}{4}$ μ $\frac{2}{2}$ ¶ μ $\frac{2}{2}$ I00£©£¬ mem_ex_adel» mem_ex_ades; £
2. ½«' £"dm_addr£©º £j¶ $\frac{1}{4}$ WB½ μ' ±
3. WB $\frac{1}{4}$ μ $\frac{1}{2}$ μ $\frac{1}{2}$ I4£"AdEL£©» 5£"AdES£©j£
4. CP0±£' EPC£"³ £©£¬±£' BADVADDR£" £©£¬ EXL=1£¬ μ½ £
5. □
6. '| EPC += 4£¬ERET · μ» £

7.4 ¶"

 $\frac{1}{4}$ ~CP0 ↴

Listing 19: ¶"

```

1 // cp0.v
2 assign count_eq_compare = (count == compare);
3 assign c0_int = !(cause_ip[7:0] & status_im[7:0]) & status_ie & !status_exl;

```

'| .Ω

1. CP0 $\frac{1}{4}$ COUNT == COMPARE£¬ TI± j£
2. $\frac{1}{4}$ IE=1, IM[7]=1, EXL=0£©j£
3. 得 c0_int źš£
4. WB $\frac{1}{4}$ μ $\frac{1}{2}$ μ $\frac{1}{2}$ I0£" ©j£
5. CP0±£' EPC£"±» £©£¬ EXL=1£¬ μ½ £
6. □
7. '| COMPARE TI £¬ERET · μ» £

8 CP0^{1/4}J

8.1 MTC0 CP0^{1/4} \hat{J}

MTC0 CP0^{1/4}J

Listing 20: MTC0

```
// z
wire mtc0_wr; // MTC0    " u □ □
assign mtc0_wr = mtc0 && wb_valid && !ex_valid_i; // □ ²»
assign status_wen      = mtc0_wr && sel_status;
assign cause_wen       = mtc0_wr && sel_cause;
assign epc_wen         = mtc0_wr && sel_epc;
assign count_wen       = mtc0_wr && sel_count;
assign compare_wen     = mtc0_wr && sel_compare;
assign badvaddr_wen   = mtc0_wr && sel_badvaddr;
//      £ "      □
if (status_wen) begin
    status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
end
```

- $\square \cdot c \models \neg \exists x \forall y \exists z P(x,y,z)$
 - $\square \models \forall x \exists y \forall z P(x,y,z)$
 - STATUS^c CAUSE^y $\vdash \exists x \exists y \exists z P(x,y,z)$

8.2 MFC0 ¶ CP0^{1/4} Ĵ

MFC0 CP0^{1/4} \hat{J}

Listing 21: MFC0

```
1 // MFC0¶
2 assign cp0r_rdata = sel_status ? status : 
3             sel_cause ? cause : 
4             sel_epc ? epc : 
5             sel_count ? count : 
6             sel_compare ? compare : 
7             sel_badvaddr? badvaddr : 32'd0;
```

- $\exists^3 \text{CP0} \forall \hat{J} \quad \text{addr} \in \text{cp0r_addr} \quad \mu l \hat{J}$
- $\exists^1 \text{cp0r_rdata} \rightarrow \frac{1}{2} \hat{J}$

9 Z

9.1 cancel Z

cancel Z 3

Listing 22: cancel Z 3

```
1 assign cancel = (ex_valid_i | eret | c0_int) && wb_over;
```

- $\mu \exists \square \rightarrow \text{ERET} \cdot e \in \text{cancel}$ 3
- $\text{cancel} \in \text{WB} \forall \exists \text{wb_over} \cdot e^3$

9.2 exc_valid^o exc_pc Z

exc_valid^o exc_pc Z $\square \circ \exists$

Listing 23: $\square Z$ 3

```
1 assign exc_valid = (ex_valid_i | eret | c0_int) && wb_valid;
2 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;
```

- $\text{exc_valid} \in \square \neg \text{Z} \cdot i \in \text{exc_valid}$
- $\text{exc_pc} \in \square \neg \text{ERET} \cdot \mu \gg \text{EPC} \in \square \mu \frac{1}{2} \square \in \text{addr} \oplus 0x0$

10 $\square \wedge$

$\pm^3 \frac{1}{2} \quad \square \wedge \quad 1 \cdot \frac{1}{2} \cdot \exists^2 \quad \cdot \mu \exists^3 \quad \mu^2 \wedge$

10.1 $\square \wedge$

$\mu^2 \exists^3 \wedge$

10.2 \square^2

$\exists^2 \mu^2 \exists^3 \wedge$

11

$\pm 3\%$ MIPS 僗僩 僕僢僪 CPU CP0 $\square \wedge \mu \neg^o (\mathcal{E}^o$

- CP0 \downarrow \square^{10}
 - 6, CP0 \downarrow \square^{12} STATUS; CAUSE; EPC; BADVADDR; COUNT; COMPARE \mathcal{E}^o
 - $\square \wedge \mu \neg^o$
 - 4 \square "SYSCALL; BREAK; AdEL/AdES; ¶" \mathcal{E}^o
 - \mathcal{U}^{14} $\hat{z} \hat{W} \mu$
 - CP0 \downarrow \square^{14} MTC0/MFC0 \mathcal{E}^o
 - \hat{z}
- , MIPS \downarrow 11 淢 $\mathcal{E} \neg \hat{s} \mu \square \wedge \neg^o \hat{s} \hat{\mu} \square \wedge \neg^o \mathcal{E}$