

# MIPS 猶 CPU μ CP0 □ ’|

fx<sup>o</sup> \_\_\_\_ fx<sup>o</sup> \_\_\_\_

L<sup>1/4</sup>

CP0<sup>g</sup> ; i<sup>·</sup> : ±3/4 jμ MIPS 猶 CPU ’| 0x”CP0f@μ fCP0 MIPS1/4<sup>1</sup> i  
□ ’| L g<sup>o</sup> 養 ,<sup>o</sup> □ ” SYSCALL|cBREAK|cp1 ’ @<sup>o</sup> ” 緝 @f→2c » x 1/4j 3/4 jμ<sup>o</sup>-  
, CP0<sup>g</sup>; 1|c6, CP01/4j ½ c □ u oe4 |’ □ c U1/4<sup>o</sup> zW«μ cCP01/4j ° zW f  
□ ’| o ±3/4 ½ □ ’| 1 · ½ · ”|c<sup>2</sup> · μ f3/4 213 輸

o ’ 1 MIPS|c 猶 cCP0|c □ ’| e ’|

# 1      L<sub>μ</sub>

1.    MIPS<sup>1/4</sup> CP0 $\vdash$  ̄ | 0 $\vdash$  ̄ p ̄ u |
2.    CP0 $\frac{1}{4}$  J ̄ ̄ ̄ ̄
3.    □ ̄ |
4.    | ̄ ̄
5.       □ z̄w̄J̄q̄p ̄ u

# 2

1.    CP0 $\ddot{\mu}$  養 ° o → STATUS $\ddot{\mu}$  CAUSE $\ddot{\mu}$  EPC $\ddot{\mu}$  BADVADDR $\ddot{\mu}$  COUNT $\ddot{\mu}$  COMPARE $\ddot{\mu}$  6, J
2.    SYSCALL $\ddot{\mu}$  BREAK $\ddot{\mu}$  AdEL/AdES $\ddot{\mu}$  ¶ ̄ 4 □
3.    □ ̄ ¶ u ̄ j □ ¶
4.    MTC0/MFC0 ̄ 3 CP0 $\frac{1}{4}$  J
5.    ERET ̄ 3 □ ̄ »

# 3      3

## 3.1 CP0 $\ddot{\mu}$ ̄ 1

### 3.1.1 $\ddot{\mu}$

CP0 $\ddot{\mu}$  纲 cp0.v $\ddot{\mu}$  □ ̄ p̄l̄ ḡn̄ ̄ ̄ x̄o

Listing 1: CP0 $\ddot{\mu}$  ̄

```
1 module cp0(
2     input          clk,      // 
3     input          resetn,   // , z̄t̄p
4 
5     // 4 WB¶uL z
6     input          mtc0,    // MTC0
7     input          mfc0,    // MFC0
8     input [ 7:0] cp0r_addr, // CP0%J J%J [4:0],   [2:0]
9     input [31:0] wdata,   // CP0p %
10 
11    // □ z
12    input          syscall, // SYSCALL
13    input          eret,    // ERET
14    input [31:0] pc,      // p±jPC%J - & EPC&
15    input          wb_valid, // WB¶z
16    input          wb_over, // WB¶z
```

```

17
18 // 4 WBp p
19 input ex_valid_i, // 
20 input [4:0] ex_code_i, // 
21 input ex_bd_i, // 
22 input [31:0] ex_pc_i, // + $p PC
23 input badvaddr_valid_i, //
24 input [31:0] badvaddr_i, //

25
26 // CP0%J %
27 output [31:0] cp0r_rdata, // CP0%J " % MFC0$C
28
29 // 
30 output cancel, // 
31 output exc_valid, // 
32 output [31:0] exc_pc, // > ERET + p>
33
34 // 
35 output [31:0] cp0r_status, // STATUS%J
36 output [31:0] cp0r_cause, // CAUSE%J
37 output [31:0] cp0r_epc, // EPC%J
38
39 //
40 output c0_int // 
41 );

```

### 3.1.2

CP0 $\downarrow$

1.  $\square$   $\mathcal{E}^o \square \mathcal{E}^{..}$  (SYSCALL $\downarrow$ BREAK $\downarrow$ p)  $\square$   $\mathcal{E}^{1/4}$   $\mathcal{P}^o$   $\square$   $\mathcal{E}^{..}$   $\mathcal{E}$  ex\_valid\_i, ex\_code\_i
- .2  $\frac{1}{4}\mathbf{J}$   $\mathcal{C}$   $\mathcal{E}^{o1}$  MTC0/MFC0 CP0 $\downarrow$   $\square$  WMASK $\mathcal{E}$  $\mathcal{C}$
3.  $\square$   $\mathcal{E}^o$  WB $\downarrow$  $\mathcal{E}^{1/2}$   $\square$   $\mathcal{E}$  CP0  $\mathcal{A}^{-j}\mathcal{P}^o$   $\mathcal{E}^{..}$   $\mathcal{P}^o$   $\mathcal{E}^{..}$
- .4  $\mathcal{E}^o$  CP0  $\mathcal{E}^{1/4}$   $\mathcal{E}^{-}$   $\mathcal{E}^{..}$

## 3.2 CP0 $\downarrow$

### 3.2.1 $\frac{1}{4}\mathbf{J}$

$\pm 34$   $\mathcal{O} \rightarrow$  CP0 $\downarrow$  $\mathbf{J}$

### 3.2.2 STATUS $\downarrow$ $\mathbf{J}$ 12 $\mathcal{E}$ $\mathcal{C}$

STATUS $\downarrow$  $\mathbf{J}$   $\mathcal{O}$   $\mathcal{E}$

Table 1: CP0 $\frac{1}{4}$ J

$\frac{1}{4}$ J	3	1
12	0	STATUS
13	0	CAUSE
14	0	EPC
8	0	BADVADDR
9	0	COUNT
11	0	COMPARE

Listing 2: STATUS $\frac{1}{4}$ J

```

1 // STATUS $\frac{1}{4}$ J
2 wire status_ie;      // bit 0: 0%      (IE)
3 wire status_exl;     // bit 1: 0%# (EXL)
4 wire [7:0] status_im; // bit 15:8: q (IM)
5
6 // STATUS $\frac{1}{4}$ J      0% IE;#EXL;#IM &@ 
7 wire [31:0] STATUS_WMASK;
8 assign STATUS_WMASK = 32'h0000_8103; // bit 0(IE), bit 1(EXL), bit 15:8(IM)
```

1

- IE (bit 0) 0% IE=0 => qPf
- EXL (bit 1) 0% 0% EXL=1 => CPU |= 0% g f=mu 0% => qPf
- IM[7:0] (bit 15:8) 0% q |f y 0% , f=IM[7] 0% 0% f

o

Listing 3: STATUS $\frac{1}{4}$ J

```

1 if (status_wen) begin
2     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
3 end
```

### 3.2.3 CAUSE $\frac{1}{4}$ J J 13&C

CAUSE $\frac{1}{4}$ J 1/ 0% f

Listing 4: CAUSE $\frac{1}{4}$ J

```

1 // CAUSE $\frac{1}{4}$ J
2 wire cause_bd;      // bit 31: 0)BD)
3 wire cause_ti;     // bit 30: 0%)TI)
4 wire [7:0] cause_ip; // bit 15:8: (IP)
5 wire [4:0] cause_excode; // bit 6:2: 0% (ExcCode)
6
```

```
7 // CAUSE[4:0]      IP[1:0] & CO
8 wire [31:0] CAUSE_WMASK;
9 assign CAUSE_WMASK = 32'h0000_0300; // bit 9:8(IP[1:0])
```

- BD (bit 31)  $\leftarrow$   $\mu \pm \square \cdot \mathfrak{L}_i \mathfrak{L} \neg BD = 1$
- TI (bit 30)  $\leftarrow$   $\mu \pm COUNT == COMPARE \mathfrak{L} \neg TI = 1 \mid \mathfrak{L}$
- IP[7:0] (bit 15:8)  $\leftarrow$   $\mu IP[7] \mid \mathfrak{L} \neg \square \rightarrow \frac{1}{4} \square \mathfrak{L} \mu$
- ExcCode (bit 6:2)  $\leftarrow$   $\square + \square + \square \mathfrak{L} f$

1

Table 2: □ +

$\square \pm$	$\square$
0	(Interrupt)
4	$\mu'$ - $\frac{1}{4}$ (AdEL)
5	$\mu'$ - ' 渚 (AdES)
8	$\mu$ (SYSCALL)
9	¶ (BREAK)
12	(OV)

### 3.2.4 EPC<sup>1/4</sup> Ĵ Ĵ 14£©

EPC<sup>1/4</sup>J 減 □  $\mu_{ij}$   $\propto$

Listing 5: EPC<sup>1/4</sup> $\hat{J}$

```

1 //  ||` ex_valid_i`<`p
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1;                      // EXL
4     cause[31] <= ex_bd_i;                  // BD
5     cause[6:2] <= ex_code_i;               // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC>> PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

- $\mu \pm \square \cdot c \quad \mathcal{L} \rightarrow EPC \pm \mathcal{L}'$  減  $\square \mu \downarrow \mathcal{L}$
  - $\square \cdot c \quad "BD=1" \mathcal{L} \odot \mathcal{L} \rightarrow EPC \pm \mathcal{L}'$   $\downarrow \mathcal{L}$
  - ERET  $\mathcal{L} \rightarrow CPU \quad \mu^{1/2} EPC \pm \mathcal{L}' \uparrow^{1/4} \mathcal{L}$

### 3.2.5 BADVADDR<sup>1/4</sup>J J 8£©

BADVADDR<sup>1/4</sup>J 沐 µ ‘ j£

Listing 6: BADVADDR<sup>1/4</sup>J

```

1 if (badvaddr_valid_i) begin
2     badvaddr <= badvaddr_i;
3 end

```

- COUNT<sup>1/4</sup>J ½ □ £”AdEL/AdES£© □
- MEM<sup>1/4</sup>J ¶ 1 □ £”CP0½ µ»

### 3.2.6 COUNT<sup>1/4</sup>J J 9£©

COUNT<sup>1/4</sup>J “ “ “ £

Listing 7: COUNT<sup>1/4</sup>J

```

1 // ¶“      £”ÿ},      ‘Σ¬½µµ      ©
2 reg time_tick;
3 always @(posedge clk) begin
4     if (!resetn) begin
5         time_tick <= 1'b0;
6     end else begin
7         time_tick <= ~time_tick;
8     end
9 end
10
11 // COUNT1/4J £”» ÿ},
12 always @(posedge clk) begin
13     if (!resetn) begin
14         count <= 32'd0;
15     end else begin
16         if (count_wen) begin
17             count <= wdata;
18         end else if (time_tick) begin
19             count <= count + 1'b1;
20         end
21     end
22 end

```

- COUNT<sup>1/4</sup>J 1 MTC0 □
- ³££”ÿ, 1£”1 time\_tick · £©j£
- µ±COUNT == COMPARE £”’¥ · e¶“ £

### 3.2.7 COMPARE<sup>1/4</sup>J J 11£©

COMPARE<sup>1/4</sup>J “ £¬ “ £

Listing 8: COMPARE<sup>1/4</sup>J

```

1 // COMPARE1/4J £¬ ¶
2 always @(posedge clk) begin
3     if (!resetn) begin
4         compare <= 32'd0;
5     end else begin
6         if (compare_wen) begin
7             compare <= wdata;
8         end
9     end
10 end
11
12 // ¶ £¬ cause_ti_reg£©
13 always @(posedge clk) begin
14     if (!resetn) begin
15         cause_ti_reg <= 1'b0;
16     end else begin
17         if (compare_wen) begin
18             cause_ti_reg <= 1'b0; // COMPARE
19         end else if (count_eq_compare) begin
20             cause_ti_reg <= 1'b1; // COUNT == COMPARE
21         end
22     end
23 end

```

- COMPARE<sup>1/4</sup>J 1 MTC0 □
- COMPARE<sup>1/4</sup>J ¶ £¬ TI £©j£
- µ±COUNT == COMPARE £¬ TI± £¬'Y · c £

## 3.3 □ '|

### 3.3.1 □ ¼

□ ¼ ¼ IJ»½ Σ<sup>o</sup>

1. ID<sup>1/4</sup>¶£<sup>o1/4</sup> SYSCALLj¢BREAK
2. MEM<sup>1/4</sup>¶£<sup>o1/4</sup> ¶ AdEL/AdES£©j£
3. WB<sup>1/4</sup>¶£<sup>o</sup> □ £¬j¶“ ¶j£
4. CP0£<sup>o1/4</sup> £

### 3.3.2 WB<sup>1/4</sup> ¶ □

WB<sup>1/4</sup> ¶, ° □ £¬j¶.. ¶° CP0£°

Listing 9: WB<sup>1/4</sup> ¶ □

```

1 // □      £"    ¶£°    > p'    > BREAK > SYSCALL£°
2 // .    □£"p'    BREAK;¢SYSCALL£°
3 assign wb_ex_valid_no_int = (mem_ex_adel_wb | mem_ex_ades_wb | brk_wb | syscall) ? WB_valid :
   1'b0;
4 assign wb_ex_code_no_int = mem_ex_adel_wb ? 5'd4 : // AdEL
   mem_ex_ades_wb ? 5'd5 : // AdES
   brk_wb ? 5'd9 :         // BREAK
   syscall ? 5'd8 : 5'd0; // SYSCALL
5
6
7
8
9 //      □      žt"    ¶ °
10 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
11 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int; // □ IO
12 assign wb_ex_bd = 1'b0;        // %
13 assign wb_ex_pc = pc;        // □PC£"p'    syscall% p±jpc£°

```

□ ¶£°

1. ¶.. .. ¶£°
2. p' AdEL/AdES£°
3. BREAK □
4. SYSCALL □

### 3.3.3 □ ' |

p± □ · c £¬CP0 2

1. EXL £°STATUS[1] = 1£¬½ □ ' | g j£
2. ±£' EPC£°½< · c □ p PC±£' 涉 EPC<sup>1/4</sup>J
3. CAUSE£° □ ± □ ExcCode£° £"BD£°;£
4. ±£' BADVADDR£° g' £' j£
5. □ £°CPU p½ □ £;0x0£"£

Listing 10: CP0 □ ' |

```

1 //  □' |    □¶¶¹ ex_valid_i`<p
2 if (ex_valid_i && wb_valid) begin
3   status[1] <= 1'b1;           // EXL
4   cause[31] <= ex_bd_i;       // BD

```

```

5   cause[6:2] <= ex_code_i;           // ExcCode
6   epc <= ex_bd_i ? ex_pc_i : ex_pc_i; //  PC» PC
7   if (badvaddr_valid_i) begin
8     badvaddr <= badvaddr_i;
9   end
10 end

```

### 3.3.4 ERET

ERET      □ ' | » °

Listing 11: ERET

```

1 // ERET      EXL
2 if (eret && wb_valid) begin
3   status[1] <= 1'b0; //  EXL
4 end
5
6 // □/ · p»  ž
7 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- ERET ← STATUS[1] → EXL ← □ ' | →
- CPU ← EPC ± 1/4 ←

## 3.4 |

### 3.4.1 ¶

¶ ← CP0 ↴ 1/4

Listing 12: ¶

```

1 // COUNT == COMPARE%
2 assign count_eq_compare = (count == compare);
3
4 // ¶      cause_ti_reg@®
5 always @(posedge clk) begin
6   if (!resetn) begin
7     cause_ti_reg <= 1'b0;
8   end else begin
9     if (compare_wen) begin
10       cause_ti_reg <= 1'b0; //  COMPARE
11     end else if (count_eq_compare) begin
12       cause_ti_reg <= 1'b1; // COUNT == COMPARE
13     end
14   end

```

```
15 end
16
17 // CAUSE[30]
18 always @(posedge clk) begin
19     // cause[30]: TI ¶®
20     if (!ex_valid_i || !wb_valid) begin
21         cause[30] <= cause_ti_reg;
22     end
23
24     // cause[15:8]: IP ¶®
25     // IP[7] = TI¶®
26     if (!ex_valid_i || !wb_valid) begin
27         cause[15:8] <= {cause_ti_reg, 5'd0, cause[9:8]};
28     end
29 end
```

### 3.4.2

2 ￥ · € £ ₩

Listing 13:

```
1 //  
2 //      £º          && ¶          && Ø%          && ²»  □¶¶±  
3 assign c0_int = !(cause_ip[7:0] & status_im[7:0]) & status_ie & !status_exl;
```

£<sup>o</sup>

1. IP I1£©
  2. ¶ q "IM I1£©
  3. ö³/4 "IE=1£©
  4. ²» □ ¼¶± EXL=0£©

3.5 U<sup>1/4</sup>

### 3.5.1 MEM->WB

MEM<sup>1/4</sup>¶<sup>1</sup> « □ ' « μ WB<sup>1/4</sup>¶£º

Listing 14: MEM->WB ..

```

7      hi_write,lo_write,           // HI/LO
8      mfhi,mflo,                // WB   ⚡ ⚡
9      mtc0,mfc0,cp0r_addr,syscall,brk,eret, // WB   ⚡ ⚡
10     mem_ex_adel, mem_ex_ades,    // µ  □± ⚡
11     dm_addr,                  // BADVADDR⚡
12     pc};                      // PC

```

- mem\_ex\_adel $\leftarrow$ Loadpu
- mem\_ex\_ades $\leftarrow$ Storepu
- dm\_addr $\leftarrow$ BADVADDR $\square$
- syscall, brk, eret $\leftarrow$   $\square$

### 3.5.2 WB->CP0 $\square$

WB $\leftarrow$ CP0 $\square$   $\ll$   $\square$   $\rightarrow$  CP0 $\square$

Listing 15: WB->CP0  $\square$

```

1 //  p $\rightarrow$  CP0 $\square$ 
2 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
3 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int;
4 assign wb_ex_bd = 1'b0;
5 assign wb_ex_pc = pc;
6 assign wb_badvaddr_valid = mem_ex_adel_wb | mem_ex_ades_wb;
7 assign wb_badvaddr = mem_badvaddr_wb;

```

## 3.6 $\square$

### 3.6.1 SYSCALL $\square$

$\leftarrow$  ID $\leftarrow$   $\square$

Listing 16: SYSCALL

```

1 // decode.v
2 assign inst_SYSCALL = (op == 6'b000000) & (funct == 6'b001100);

```

1. ID $\leftarrow$  SYSCALL  $\ll$  syscall ⚡  $\square$  WB $\leftarrow$   $\square$
2. WB $\leftarrow$   $\square$   $\square$  I8j $\square$
3. CP0 $\leftarrow$  EPC $\square$  SYSCALL ⚡  $\square$  EXL=1 $\leftarrow$   $\square$   $\square$
4.  $\square$
5.  $\square$  EPC += 4 $\leftarrow$  ERET ⚡  $\square$

### 3.6.2 BREAK □

$\frac{1}{4} \text{ a } ID^{\frac{1}{4}} \text{ ¶ } \mathbb{E}^{\prime \prime}$  □

Listing 17: BREAK

```
1 // decode.v
2 assign inst_BREAK = (op == 6'b000000) & (funct == 6'b001101);
```

•  $\Omega$

1. ID<sup>1/4</sup>¶<sup>1/4</sup> BREAK  $\frac{1}{2} \ll \text{brk} \circ \hat{W} \ll \mu \frac{1}{2}$  WB<sup>1/4</sup>¶<sub>i</sub>£
  2. WB<sup>1/4</sup>¶  $\tilde{a} \neg$   $\square$  I9;£
  3. CP0±£' EPC£"BREAK £@£ $\neg$  EXL=1£ $\neg$   $\mu^{1/2}$   $\square$  £
  - .4  $\square$
  5. '| EPC += 4£ $\neg$ ERET ·  $\mu \gg$  £

### 3.6.3 $\mu'$ AdEL/AdES

¼ ãºMEM¼¶£.. · ô Σ©

Listing 18:  $\mu$  ¶

```
1 // mem.v
2 wire mem_ex_adel; // load p'
3 wire mem_ex_ades; // store p'
4 assign mem_ex_adel = MEM_valid && inst_load && ls_word && (dm_addr[1:0]!=2'b00);
5 assign mem_ex_ades = MEM_valid && inst_store && ls_word && (dm_addr[1:0]!=2'b00);
```

• 1

- .1 MEM $\frac{1}{4}$ ¶ $\frac{1}{4}$   $\mu^2$ » $\square$   $\mu^2$ »I00£©£ $\neg$  mem\_ex\_adel» mem\_ex\_ades;£
  - .2.  $\frac{1}{2}$ «' £"dm\_addr£© $\square$  £;¶ $\frac{1}{4}$ WB $\frac{1}{2}$   $\mu$ »' ±
  - .3 WB $\frac{1}{4}$ ¶  $\neg$  $\square$  I4£"AdEL£©» 5£"AdES£©;£
  4. CP0±£' EPC£"3 £©£ $\neg$ ±£' BADVADDR£"£' £©£ $\neg$  EXL=1£ $\neg$   $\mu^{\frac{1}{2}}$   $\square$  £
  - .5  $\square$
  - .6. '| EPC += 4£ $\neg$ ERET ·  $\mu$ » £

### 3.6.4 ¶

$\frac{1}{4}$   $\tilde{a}^o CP0$  ;

Listing 19: ¶

```

1 // cp0.v
2 assign count_eq_compare = (count == compare);
3 assign c0_int = !(cause_ip[7:0] & status_im[7:0]) & status_ie & !status_exl;

```

'| .<sup>o</sup>

1. CP0<sup>1/4</sup> COUNT == COMPARE  $\rightarrow$  TI±  $\downarrow$
2.  $\frac{1}{4}$  IE=1, IM[7]=1, EXL=0  $\Rightarrow$
3. 得 c0\_int  $\rightarrow$
4. WB<sup>1/4</sup>  $\leftarrow$  □ I0 $\downarrow$   $\square$
5. CP0±' EPC $\downarrow$ ±»  $\square$  EXL=1  $\downarrow$   $\mu^{1/2}$  □  $\downarrow$
- .6 □
7. '| COMPARE TI  $\rightarrow$  ERET ·  $\mu$  »  $\downarrow$

### 3.7 CP0<sup>1/4</sup>J

#### 3.7.1 MTC0 CP0<sup>1/4</sup>J

MTC0 CP0<sup>1/4</sup>J

Listing 20: MTC0

```

1 //      z
2 wire mtc0_wr; // MTC0  " u  □  □
3 assign mtc0_wr = mtc0 && wb_valid && !ex_valid_i; //  □ ²»
4
5 assign status_wen = mtc0_wr && sel_status;
6 assign cause_wen = mtc0_wr && sel_cause;
7 assign epc_wen   = mtc0_wr && sel_epc;
8 assign count_wen = mtc0_wr && sel_count;
9 assign compare_wen = mtc0_wr && sel_compare;
10 assign badvaddr_wen = mtc0_wr && sel_badvaddr;
11
12 //      f"      □
13 if (status_wen) begin
14     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
15 end

```

- □ · c  $\downarrow$  CP0<sup>1/4</sup>J !ex\_valid\_i  $\square$
- □ WMASK  $\square$
- STATUS<sup>o</sup> CAUSE<sup>1/4</sup>J  $\downarrow$  ·  $\downarrow$   $\downarrow$   $\downarrow$

### 3.7.2 MFC0 ¶ CP0¼J

MFC0 CP0¼J

Listing 21: MFC0

```

1 // MFC0¶
2 assign cp0r_rdata = sel_status ? status :
3     sel_cause ? cause :
4     sel_epc ? epc :
5     sel_count ? count :
6     sel_compare ? compare :
7     sel_badvaddr? badvaddr : 32'd0;

```

- , ¾ CP0¼J £"cp0r\_addr£© µJ
- ¶ ¾ ¹ cp0r\_rdata » ½ üJ

## 3.8 ž

### 3.8.1 cancel ž

cancel ž 3

Listing 22: cancel ž 3

```

1 assign cancel = (ex_valid_i | eret | c0_int) && wb_over;

```

- µ± □ » ERET · c £¬ 3
- cancel ž WB¼¶ £"wb\_over£© · c³

### 3.8.2 exc\_validº exc\_pc ž

exc\_validº exc\_pc ž □ º£

Listing 23: □ ž 3

```

1 assign exc_valid = (ex_valid_i | eret | c0_int) && wb_valid;
2 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- exc\_validº □ ž£¬c ¡£
- exc\_pcº L± £¬ERET · µ» EPC£¬ □ µ½ □ £¡©0x0£"

3.9       '||

$\pm^{3/4} \frac{1}{2}$        $\square$  ' | 1 .  $\frac{1}{2}$  . " |  $\mathbb{C}^2$  .  $\mu$   $\mathbb{A}^{3/4}$  213 輸

### 3.9.1 □ '||

213 '£ 酗

3.9.2 2

£ 213 酮

4