

1 Lp

1. MIPS^{1/4} CP0£ ¨ ´| 0£©µ ú |
2. CP0¼Ĵ ½ · ¨
3. □ ´|
4. | ¨
5. □ žŵĴ«µ û

2

1. CP0ġĴ 養 ° ¯→STATUS;¢CAUSE;¢EPC;¢BADVADDR;¢COUNT;¢COMPAREµ 6, Ĵ
2. SYSCALL;¢BREAK;¢µ ´ AdEL/AdES£©;¢¶ ¨ 4 □
3. □ ¨¶û ¬Ĵ □ ¶
4. MTC0/MFC0 ¯³ CP0¼Ĵ
5. ERET ¯³ □ ´| »

3 3

3.1 CP0ġĴ ¯¹

3.1.1 ġĴ

CP0ġĴ 飡 cp0.v£© □ ´| µĴ ġ¬ ¨ £º

Listing 1: CP0ġĴ ¨

```

1 module cp0(
2     input          clk,          //
3     input          resetn,       // ¨ žť¬µ
4
5     // 4 WB¶µL ž
6     input          mtc0,         // MTC0
7     input          mfc0,         // MFC0
8     input          [ 7:0] cp0r_addr, // CP0¼Ĵ }¼Ĵ [4:0], [2:0]}
9     input          [31:0] wdata,  // CP0µ ¶
10
11    // □ ž
12    input          syscall,       // SYSCALL
13    input          eret,          // ERET
14    input          [31:0] pc,      // µ±ĴPC£ ¨ ´£ 浚EPC£©
15    input          wb_valid,      // WB¶µ ž
16    input          wb_over,       // WB¶µ ž

```

```

17
18 // 4" WBp p
19 input      ex_valid_i,      // 0
20 input [ 4:0] ex_code_i,      // 0±
21 input      ex_bd_i,         // 0
22 input [31:0] ex_pc_i,        // 0 PC
23 input      badvaddr_valid_i, // 0
24 input [31:0] badvaddr_i,     // 0
25
26 // CP0%J %
27 output [31:0] cp0r_rdata,     // CP0%J % MFC0%
28
29 // 0'
30 output      cancel,          // 0
31 output      exc_valid,       // 0
32 output [31:0] exc_pc,        // 0 » ERET 0µ»
33
34 // %J 0'
35 output [31:0] cp0r_status,    // STATUS%J
36 output [31:0] cp0r_cause,     // CAUSE%J
37 output [31:0] cp0r_epc,       // EPC%J
38
39 //
40 output      c0_int            // 0
41 );

```

3.1.2

CP0%J

1. 0 0 0 (SYSCALLjCBREAKjcp ' 0%1/4 0 0 ex_valid_i, ex_code_i
2. 1/4J 0 0 MTC0/MFC0 CP0%J 0 WMASK%J
3. 0 0 WB1/4%1/2 0 0jCP0 0j%1/2 0 0'µ
4. 0CP0 01/4 0 0 000

3.2 CP01/4J

3.2.1 1/4J

±3/4 0µ CP01/4J

3.2.2 STATUS1/4J J 120

STATUS1/4J 0 0

Table 1: CP0^{14J}

^{14J}	³		¹¹
12	0	STATUS	^{14J}
13	0	CAUSE	^{14J}
14	0	EPC	³
8	0	BADVADDR	^{14J}
9	0	COUNT	^{14J}
11	0	COMPARE	^{14J}

Listing 2: STATUS^{14J}

```

1 // STATUS14J
2 wire status_ie;    // bit 0: 0% (IE)
3 wire status_exl;   // bit 1: 0%± (EXL)
4 wire [7:0] status_im; // bit 15:8: q (IM)
5
6 // STATUS14J 03 IE;±EXL;±IM ±
7 wire [31:0] STATUS_WMASK;
8 assign STATUS_WMASK = 32'h0000_8103; // bit 0(IE), bit 1(EXL), bit 15:8(IM)

```

1

- IE (bit 0) 0%± IE=0 0- » qP±
- EXL (bit 1) 0% ± IE±EXL=1 0-CPU' 0' g 0-µ 0± » qP±
- IM[7:0] (bit 15:8) 0% q IEÿ 0, 0-IM[7] 0 0± 0

0

Listing 3: STATUS^{14J}

```

1 if (status_wen) begin
2     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
3 end

```

3.2.3 CAUSE^{14J} J 13±

CAUSE^{14J} 14 0 i±

Listing 4: CAUSE^{14J}

```

1 // CAUSE14J
2 wire cause_bd;    // bit 31: )BD)
3 wire cause_ti;    // bit 30: 0 (TI)
4 wire [7:0] cause_ip; // bit 15:8: (IP)
5 wire [4:0] cause_excocode; // bit 6:2: 0± (ExcCode)
6

```

```

7 // CAUSE_WMASK ← IP[1:0]
8 wire [31:0] CAUSE_WMASK;
9 assign CAUSE_WMASK = 32'h0000_0300; // bit 9:8(IP[1:0])

```

1

- BD (bit 31) $\text{BD} = \neg \text{IP}[1:0]$
- TI (bit 30) $\text{TI} = \text{COUNT} == \text{COMPARE}$
- IP[7:0] (bit 15:8) $\text{IP}[7:0] = \text{IP}[7:0]$
- ExcCode (bit 6:2) $\text{ExcCode} = \text{ExcCode}$

Table 2: ExcCode

ExcCode	
0	(Interrupt)
4	μ (AdEL)
5	μ (AdES)
8	μ (SYSCALL)
9	(BREAK)
12	(OV)

3.2.4 EPC[14:0]

EPC[14:0] = $\text{EPC} \oplus \text{IP}[1:0]$

Listing 5: EPC[14:0]

```

1 // EPC ← EPC ⊕ IP[1:0]
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1; // EXL
4     cause[31] <= ex_bd_i; // BD
5     cause[6:2] <= ex_code_i; // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC ← PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

- $\text{EPC} \leftarrow \text{EPC} \oplus \text{IP}[1:0]$
- $\text{BD} = 1 \oplus \text{IP}[1:0]$
- $\text{ERET} \leftarrow \text{CPU} \oplus \text{EPC} \oplus \text{IP}[1:0]$

3.2.5 BADVADDR₄Ĵ Ĵ 8£©

BADVADDR₄Ĵ 浼 μ ´ ĵ£

Listing 6: BADVADDR₄Ĵ

```
1 if (badvaddr_valid_i) begin
2     badvaddr <= badvaddr_i;
3 end
```

- ´ ½ □ £ AdEL/AdES£© □
- MEM₄¶₄ ¶ ´ ¹ □ £ CP0½ μ»

3.2.6 COUNT₄Ĵ Ĵ 9£©

COUNT₄Ĵ ´ ´ £

Listing 7: COUNT₄Ĵ

```
1 // ¶ £Ÿ}, ´Σ~½pp ©
2 reg time_tick;
3 always @(posedge clk) begin
4     if (!resetn) begin
5         time_tick <= 1'b0;
6     end else begin
7         time_tick <= ~time_tick;
8     end
9 end
10
11 // COUNT4Ĵ £ŸŸ},
12 always @(posedge clk) begin
13     if (!resetn) begin
14         count <= 32'd0;
15     end else begin
16         if (count_wen) begin
17             count <= wdata;
18         end else if (time_tick) begin
19             count <= count + 1'b1;
20         end
21     end
22 end
```

- COUNT₄Ĵ ´¹ MTC0 □
- ³£ £ŸŸ}, 1£Ÿ¹ time_tick · £©ĵ£
- μ±COUNT == COMPARE £ŸŸŸ · c¶´ £

3.2.7 COMPARE₁₄ J J 11£©

COMPARE₁₄J " £¬ " £

Listing 8: COMPARE₁₄J

```

1 // COMPARE14J £¬ "
2 always @(posedge clk) begin
3     if (!resetn) begin
4         compare <= 32'd0;
5     end else begin
6         if (compare_wen) begin
7             compare <= wdata;
8         end
9     end
10 end
11
12 // " £"cause_ti_reg£©
13 always @(posedge clk) begin
14     if (!resetn) begin
15         cause_ti_reg <= 1'b0;
16     end else begin
17         if (compare_wen) begin
18             cause_ti_reg <= 1'b0; // COMPARE
19         end else if (count_eq_compare) begin
20             cause_ti_reg <= 1'b1; // COUNT == COMPARE
21         end
22     end
23 end

```

- COMPARE₁₄J 1 MTC0 □
- COMPARE₁₄J " £"TI £©i£
- µ±COUNT == COMPARE £¬ TI± £¬'¥ · c £

3.3 □ 'l

3.3.1 □ ¼

□ ¼ ¼ IJ»½ Σ°

1. ID_¼¶£°¼ SYSCALL_icBREAK
2. MEM_¼¶£°¼ ¶ AdEL/AdES£©i£
3. WB_¼¶£° □ £¬j¶ ¶i£
4. CP0£°¼ £

3.3.2 WB_{1/4} ¶ □

WB_{1/4} ¶₀ □ £¬j ¶₀ CP0£₀

Listing 9: WB_{1/4} ¶ □

```

1 // □ £0 ¶0 > µ0 > BREAK > SYSCALL£0
2 // · □£0µ0 BREAK;£SYSCALL£0
3 assign wb_ex_valid_no_int = (mem_ex_adel_wb | mem_ex_ades_wb | brk_wb | syscall) ? WB_valid :
  1'b0;
4 assign wb_ex_code_no_int = mem_ex_adel_wb ? 5'd4 : // AdEL
5                               mem_ex_ades_wb ? 5'd5 : // AdES
6                               brk_wb ? 5'd9 : // BREAK
7                               syscall ? 5'd8 : 5'd0; // SYSCALL
8
9 // □ £0 ¶0 ©
10 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
11 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int; // □ IO
12 assign wb_ex_bd = 1'b0; // %
13 assign wb_ex_pc = pc; // □PC£0µ0 syscall% µ±jpc£0

```

□ ¶£₀

1. ¶₀ · ¶£₀
2. µ₀ AdEL/AdES£₀
3. BREAK □
4. SYSCALL □

3.3.3 □ ' |

µ± □ · £ ¬CP0²

1. **EXL** £₀STATUS[1] = 1£¬½ □ ' | £ j£
2. ±£' **EPC**£₀½« · £ □ µ PC±£' 溪 EPC¼J
3. **CAUSE**£₀ □ ± □ ExcCode£₀ £₀BD£₀j£
4. ±£' **BADVADDR**£₀ £' £' j£
5. □ £₀CPU µ½ □ £j©0x0£₀£

Listing 10: CP0 □ ' |

```

1 // □ ' | □ ¶¼¹ ex_valid_i'«µ
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1; // EXL
4     cause[31] <= ex_bd_i; // BD

```



```

5  cause[6:2] <= ex_code_i;          // ExcCode
6  epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC» PC
7  if (badvaddr_valid_i) begin
8      badvaddr <= badvaddr_i;
9  end
10 end

```

3.3.4 ERET

ERET □ ' | » Ω

Listing 11: ERET

```

1 // ERET    EXL
2 if (eret && wb_valid) begin
3     status[1] <= 1'b0; // EXL
4 end
5
6 // □ / · p» ž
7 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- ERET £ ← STATUS[1] £ EXL £ © £ ← □ ' | ž i £
- CPU p ½ EPC ± £ ' ž ¼ £

3.4 |

3.4.1 ¶"

¶" CP0 ž ¼

Listing 12: ¶"

```

1 // COUNT == COMPARE%
2 assign count_eq_compare = (count == compare);
3
4 // ¶"      £ "cause_ti_reg£ ©
5 always @(posedge clk) begin
6     if (!resetn) begin
7         cause_ti_reg <= 1'b0;
8     end else begin
9         if (compare_wen) begin
10             cause_ti_reg <= 1'b0; // COMPARE
11         end else if (count_eq_compare) begin
12             cause_ti_reg <= 1'b1; // COUNT == COMPARE
13         end
14     end
15 end

```



```

7      hi_write,lo_write,          // HI/LO
8      mfhi,mflo,                  // WB   0  2
9      mtc0,mfc0,cp0r_addr,syscall,brk,eret, // WB   0  2
10     mem_ex_adel, mem_ex_ades,    // µ  0±  2
11     dm_addr,                    // BADVADDR  2
12     pc};                        // PC

```

- mem_ex_adel 0Loadµ ´
- mem_ex_ades 0Storeµ ´
- dm_addr 0 · 0 2 BADVADDR 2
- syscall, brk, eret 0 0

3.5.2 WB->CP0 0

WB ¼µ 0 0 0 µ CP0 0

Listing 15: WB->CP0 0

```

1 // 0 µ 0 CP0 0
2 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
3 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int;
4 assign wb_ex_bd = 1'b0;
5 assign wb_ex_pc = pc;
6 assign wb_badvaddr_valid = mem_ex_adel_wb | mem_ex_ades_wb;
7 assign wb_badvaddr = mem_badvaddr_wb;

```

3.6 , 0

3.6.1 SYSCALL 0

¼ 0 ID ¼µ 0 0 0

Listing 16: SYSCALL

```

1 // decode.v
2 assign inst_SYSCALL = (op == 6'b000000) & (funct == 6'b001100);

```

´ | . 0

1. ID ¼µ ¼ SYSCALL ½«syscall 2W µ ½WB ¼µ 0 2
2. WB ¼µ 0 0 0 18 2
3. CP0± 0 ´ EPC 2 SYSCALL 2 0 0 EXL=1 0 µ ½ 0 2
4. 0
5. ´ | EPC += 4 0 ERET · µ 2 2

3.6.2 BREAK □

¼ ã°ID¼¶£ ¯ □

Listing 17: BREAK

```
1 // decode.v
2 assign inst_BREAK = (op == 6'b000000) & (funct == 6'b001101);

1. ID¼¶¼ BREAK ½«brk žŴ«µ ½WB¼¶i£
2. WB¼¶ ã¬ □ I9i£
3. CP0±£´EPC£¯BREAK £©£¬ EXL=1£¬ µ½ □ £
4. □
5. ´| EPC += 4£¬ERET · µ» £
```

3.6.3 µ´ □ £¯AdEL/AdES£©

¼ ã°MEM¼¶£ ¯ · ô Σ©

Listing 18: µ¶

```
1 // mem.v
2 wire mem_ex_adel; // load µ´
3 wire mem_ex_ades; // store µ´
4 assign mem_ex_adel = MEM_valid && inst_load && ls_word && (dm_addr[1:0] != 2'b00);
5 assign mem_ex_ades = MEM_valid && inst_store && ls_word && (dm_addr[1:0] != 2'b00);

1. MEM¼¶¼ µ²»¶ □ µ 2²»I00£©£¬ mem_ex_adel» mem_ex_ades;£
2. ½«´ £¯dm_addr£© □ £i¶¼WB½ µ»´ ±
3. WB¼¶ ã¬ □ I4£¯AdEL£©» 5£¯AdES£©i£
4. CP0±£´EPC£¯³ £©£¬±£´BADVADDR£¯´ £©£¬ EXL=1£¬ µ½ □ £
5. □
6. ´| EPC += 4£¬ERET · µ» £
```

3.6.4 ¶¯

¼ ã°CP0 ĩ

Listing 19: Verilog

```

1 // cp0.v
2 assign count_eq_compare = (count == compare);
3 assign c0_int = |(cause_ip[7:0] & status_im[7:0]) & status_ie & !status_exl;

```

1. 0

1. CP0 COUNT == COMPARE \rightarrow TI \pm j

2. $\frac{1}{4}$ \rightarrow IE=1, IM[7]=1, EXL=0 \odot j

3. 得 c0_int \rightarrow \rightarrow

4. WB $\frac{1}{4}$ \rightarrow \rightarrow I0 \rightarrow \odot j

5. CP0 \pm \rightarrow EPC \rightarrow \rightarrow EXL=1 \rightarrow μ $\frac{1}{2}$ \rightarrow \rightarrow

.6 \rightarrow

7. \rightarrow COMPARE TI \rightarrow ERET \rightarrow μ \rightarrow

3.7 CP0 $\frac{1}{4}$

3.7.1 MTC0 CP0 $\frac{1}{4}$

MTC0 CP0 $\frac{1}{4}$

Listing 20: MTC0

```

1 // 0
2 wire mtc0_wr; // MTC0  $\rightarrow$   $\rightarrow$   $\rightarrow$ 
3 assign mtc0_wr = mtc0 && wb_valid && !ex_valid_i; //  $\rightarrow$   $\rightarrow$ 
4
5 assign status_wen = mtc0_wr && sel_status;
6 assign cause_wen = mtc0_wr && sel_cause;
7 assign epc_wen = mtc0_wr && sel_epc;
8 assign count_wen = mtc0_wr && sel_count;
9 assign compare_wen = mtc0_wr && sel_compare;
10 assign badvaddr_wen = mtc0_wr && sel_badvaddr;
11
12 //  $\rightarrow$   $\rightarrow$   $\rightarrow$ 
13 if (status_wen) begin
14     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
15 end

```

- \rightarrow \rightarrow \rightarrow CP0 $\frac{1}{4}$ \rightarrow !ex_valid_i \rightarrow \rightarrow
- \rightarrow WMASK \rightarrow \rightarrow
- STATUS \rightarrow CAUSE $\frac{1}{4}$ \rightarrow \rightarrow \rightarrow \rightarrow

MFC0 CP0^{1/4}J

```
1 // MFC0
2 assign cp0r_rdata = sel_status ? status :
3                 sel_cause ? cause :
4                 sel_epc ? epc :
5                 sel_count ? count :
6                 sel_compare ? compare :
7                 sel_badvaddr? badvaddr : 32'd0;
```

- ### 3.8 Z

cancel \acute{z} 3

```
1 assign cancel = (ex_valid_i | eret | c0_int) && wb_over;
```

- ### 3.8.2 exc_valid^o exc_pc ž

Listing 23: $\square \dot{z}^3$

```
1 assign exc_valid = (ex_valid_i | eret | c0_int) && wb_valid;
2 assign exc_pc    = eret ? epc : `EXC_ENTER_ADDR;
```

- 14 of ??

3.9 □ ' |

$\pm\frac{3}{4}\frac{1}{2}$ □ ' | $1 \cdot \frac{1}{2} \cdot \text{''}i\text{c}^2$ $\cdot \mu \text{ £}\frac{3}{4}$ 213 輶

3.9.1 □ ' |

213 ' ' £ 酈

3.9.2 2

£ ' ' 213 酈

4

1. **CP0ġ** £⁰³ | CP0ġ 養[°]→6, CP0¼Ĵ STATUS;C CAUSE;C EPC;C BADVADDR;C COUNT;C COMPARE;C
2. □ ' | £⁰ μ □ ' | \neg^1 WB¼¶ □ "¶J □ ¶£¬ □ ¶¼¹ μ □ CP0£¬ CP0 ' | μ »
□ · c £¬CP0 ¬±£' EPC;C EXL;C CAUSE¼Ĵ £
3. □ £⁰³ | 4 □ ⁰
 - SYSCALL □ £⁰ ID¼¶¼ □ 18
 - BREAK □ £⁰ ID¼¶¼ □ 19
 - μ ' □ £¬AdEL/AdES£©£⁰ MEM¼¶¼ □ 14/5
 - ¶" ⁰ CP0 ġ¼ □ 10
4. | £⁰ " ¬⁰ (COUNT/COMPARE¼Ĵ c¶" ;C £¶" □ '¥·
c£¬ ¶ £
5. £⁰ MEM->WB WB->CP0 □ ¬ □ J'« μ £ 1153 £¬⁰→ μ
□ žš£
6. ¼Ĵ £⁰ MTC0/MFC0 3 CP0¼Ĵ K · £ □ WMASK£©ġ J±£¼Ĵ İ²õ £
7. £⁰ cancel;cexc_valid;cexc_pcµ žt¬J±£ □ ·c » J £¬ 3 $\mu\frac{1}{2}$ □ ERET ·
 μ » ;£
8. 涑 £⁰ , MIPS¼¹¹ 涑 £¬ž μ □ ' | 3 ¬I ž ġµ □ ' | o£