

MIPS 架构 CPU_μ CP0 寄存器

2025 年 11 月 12 日

目录

1

±¼ ĵµ MIPS 𐄂 CPU 𐄂 0£"CP0£©µ £CP0 MIPS¼¹ ĵ □
𐄂 Ĺ ġ ġ 養,° □ 𐄂 SYSCALLġBREAKġcp 𐄂 ©° 𐄂 緝 ©£-²ġ » 𐄂 ¼Ĵ

2 CP0ġġ 1

2.1 ġġ

CP0ġġ 𐄂 cp0.v£© □ 𐄂 µĹ ġ- 𐄂 £°

Listing 1: CP0ġġ 𐄂

```
1 module cp0(  
2     input                clk,          //  
3     input                resetn,       // 𐄂, 𐄂 ġġ-µ  
4  
5     // 4 WB¼µĹ 𐄂  
6     input                mtc0,         // MTC0  
7     input                mfc0,         // MFC0  
8     input                [ 7:0] cp0r_addr, // CP0¼Ĵ }¼Ĵ [4:0],  
9     input                [2:0]}  
10  
11     input                [31:0] wdata,  // CP0µ ¼  
12  
13     // □ 𐄂  
14     input                syscall,       // SYSCALL  
15     input                eret,          // ERET  
16     input                [31:0] pc,      // µ±ĴPC£" £' 浚EPC£©  
17     input                wb_valid,      // WB¼µ 𐄂  
18     input                wb_over,      // WB¼µ 𐄂  
19  
20     // □ 𐄂 𐄂 4 WBµ p  
21     input                ex_valid_i,     // □  
22     input                [ 4:0] ex_code_i, // □±  
23     input                ex_bd_i,       // □  
24     input                [31:0] ex_pc_i, // 𐄂 µ PC  
25     input                badvaddr_valid_i, // 𐄂  
26     input                [31:0] badvaddr_i, // 𐄂  
27  
28     // CP0¼Ĵ ¼
```

```

27  output      [31:0] cp0r_rdata,          // CP0%J      % "      MFC0%J
28
29  //  □ '
30  output      cancel,          //      ž
31  output      exc_valid, //  □      ž
32  output      [31:0] exc_pc,      //  □      « ERET · μ»
33
34  // %J      □ '
35  output      [31:0] cp0r_status,          // STATUS%J
36  output      [31:0] cp0r_cause,          // CAUSE%J
37  output      [31:0] cp0r_epc,          // EPC%J
38
39  //
40  output      c0_int          //      ž
41  );

```

2.2

CP0%J

1. □ %J □ %J° (SYSCALL%J BREAK%J μ ° □ %J μ □ " ex_valid_i, ex_code_i
2. %J ° %J° MTC0/MFC0 CP0%J □ WMASK%J
3. □ %J° WB%J □ %J CP0 ~%J %J ° ' μ
4. %J° CP0 %J %J ~ žš%J

3 CP0%J

3.1 %J

±%J ° CP0%J

3.2 STATUS%J J 12%J

STATUS%J ° %J

表 1: CP0 寄存器

地址	大小	名称	位域
12	0	STATUS	12:0
13	0	CAUSE	13:0
14	0	EPC	14:0
8	0	BADVADDR	8:0
9	0	COUNT	9:0
11	0	COMPARE	11:0

Listing 2: STATUS 寄存器

```

1 // STATUS 寄存器
2 wire status_ie;           // bit 0: 中断使能 (IE)
3 wire status_exl;         // bit 1: 外部中断 (EXL)
4 wire [7:0] status_im;    // bit 15:8: 中断掩码 (IM)
5
6 // STATUS 寄存器的位域
7 wire [31:0] STATUS_WMASK;
8 assign STATUS_WMASK = 32'h0000_8103; // bit 0(IE), bit 1(EXL), bit
    15:8(IM)

```

- IE (bit 0) 中断使能。当 IE=0 时，CPU 不会响应中断请求。
- EXL (bit 1) 外部中断。当 EXL=1 时，CPU 不会响应外部中断请求。
- IM[7:0] (bit 15:8) 中断掩码。当 IM[7:0]=0 时，CPU 不会响应中断请求。

Listing 3: STATUS 寄存器

```

1 if (status_wen) begin
2     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
3 end

```

3.3 CAUSE 寄存器

CAUSE 寄存器 16 位，用于记录中断原因。

Listing 4: CAUSE¹₄J

```

1 // CAUSE%J
2 wire cause_bd; // bit 31: )BD)
3 wire cause_ti; // bit 30: )TI)
4 wire [7:0] cause_ip; // bit 15:8: (IP)
5 wire [4:0] cause_excode; // bit 6:2: (ExcCode)
6
7 // CAUSE%J IP[1:0]
8 wire [31:0] CAUSE_WMASK;
9 assign CAUSE_WMASK = 32'h0000_0300; // bit 9:8(IP[1:0])

```

1

- BD (bit 31) \mathbb{F}^0 $\text{j}\mathbb{F}_{\text{IP}} \pm \square \cdot \mathbb{F}_{\text{I}} \mathbb{F} \neg \text{BD} = 1$ \mathbb{C}
- TI (bit 30) $\mathbb{F}^0 \mathbb{F}''$ $\text{j}\mathbb{F}_{\text{IP}} \pm \text{COUNT} == \text{COMPARE} \mathbb{F} \neg \text{TI} = 1 \text{j}\mathbb{F}$
- IP[7:0] (bit 15:8) \mathbb{F}^0 $\text{j}\mathbb{F}_{\text{IP}}[7] \mathbb{F} \mathbb{F}'' \rightarrow \frac{1}{4} \neg, \text{j}\mathbb{F}$
- ExcCode (bit 6:2) \mathbb{F}^0 $\square \pm \square \pm \square \mathbb{F}$

表 2: $\square \pm$

$\square \pm$	\square
0	(Interrupt)
4	$\mu^{-1/4}$ (AdEL)
5	$\mu^{-1/2}$ (AdES)
8	μ (SYSCALL)
9	\P (BREAK)
12	(OV)

3.4 EPC^{1/4}J J 14£©

EPC^{1/4}J 減 □ μ_{ij} i£

Listing 5: EPC^{1/4}J

```
1 //      □ ' !      □ ¼ ¹ ex_valid_i'«µ
2 if (ex_valid_i && wb_valid) begin
```

```

3      status[1] <= 1'b1;                // EXL
4      cause[31] <= ex_bd_i;             // BD
5      cause[6:2] <= ex_code_i;          // ExcCode
6      epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC»    PC
7      if (badvaddr_valid_i) begin
8          badvaddr <= badvaddr_i;
9      end
10 end

```

- $\mu \pm \square \cdot c \quad \text{EPC} \pm \text{EPC}' \text{ 減} \quad \square \mu \quad \text{jE}$
- $\square \cdot c \quad \text{BD} = 1 \text{E} \odot \text{E} \neg \text{EPC} \pm \text{EPC}' \quad \hat{\text{j}} \text{jE}$
- ERET $\text{E} \neg \text{CPU} \quad \mu \frac{1}{2} \text{EPC} \pm \text{EPC}' \quad \hat{\text{j}} \frac{1}{4} \quad \text{E}$

3.5 BADVADDR $\frac{1}{4}\hat{\text{J}}$ $\hat{\text{J}}$ 8E©

BADVADDR $\frac{1}{4}\hat{\text{J}}$ 洩 μ' jE

Listing 6: BADVADDR $\frac{1}{4}\hat{\text{J}}$

```

1 if (badvaddr_valid_i) begin
2     badvaddr <= badvaddr_i;
3 end

```

- $\quad \quad \frac{1}{2} \square \text{E} \neg \text{AdEL/AdES} \text{E} \odot \quad \square$
- MEM $\frac{1}{4}\P\frac{1}{4} \quad \P \quad \quad \quad \square \text{E} \text{jCP} 0 \frac{1}{2} \mu \gg$

3.6 COUNT $\frac{1}{4}\hat{\text{J}}$ $\hat{\text{J}}$ 9E©

COUNT $\frac{1}{4}\hat{\text{J}}$ $\quad \quad \quad \text{E}$

Listing 7: COUNT $\frac{1}{4}\hat{\text{J}}$

```

1 //  $\P \neg \quad \quad \quad \text{E} \neg \text{y} \}$ ,  $\quad \quad \quad \Sigma \neg \frac{1}{2} \mu \mu \quad \odot$ 
2 reg time_tick;
3 always @(posedge clk) begin
4     if (!resetn) begin
5         time_tick <= 1'b0;

```

```

6     end else begin
7         time_tick <= ~time_tick;
8     end
9 end
10
11 // COUNT%J    £¬» ¨},
12 always @(posedge clk) begin
13     if (!resetn) begin
14         count <= 32'd0;
15     end else begin
16         if (count_wen) begin
17             count <= wdata;
18         end else if (time_tick) begin
19             count <= count + 1'b1;
20         end
21     end
22 end

```

- COUNT%J 1 MTC0 □
- 3£ £¬¨, 1£¬1 time_tick · £©i£
- µ±COUNT == COMPARE £¬'¥ · c¶" £

3.7 COMPARE%J J 11£©

COMPARE%J " £¬ " £

Listing 8: COMPARE%J

```

1 // COMPARE%J    £¬    ¶"
2 always @(posedge clk) begin
3     if (!resetn) begin
4         compare <= 32'd0;
5     end else begin
6         if (compare_wen) begin
7             compare <= wdata;
8         end
9     end

```

```

10 end
11
12 // 产生 cause_ti_reg
13 always @(posedge clk) begin
14     if (!resetn) begin
15         cause_ti_reg <= 1'b0;
16     end else begin
17         if (compare_wen) begin
18             cause_ti_reg <= 1'b0; // COMPARE
19         end else if (count_eq_compare) begin
20             cause_ti_reg <= 1'b1; // COUNT == COMPARE
21         end
22     end
23 end

```

- COMPARE 1 MTC0 □
- COMPARE 1 产生 TI 信号
- $\mu\pm\text{COUNT} == \text{COMPARE}$ 1 TI 1'Y · c 1

4 □ ' |

4.1 □ 1/4

□ 1/4 1/4 IJ» 1/2 Σ°

1. ID 1/4 1/4 SYSCALL; BREAK
2. MEM 1/4 1/4 AdEL/AdES 信号
3. WB 1/4 1/4 □ 1/4 1/4
4. CP0 1/4 1/4

4.2 WB 1/4 1/4 □

WB 1/4 1/4 □ 1/4 1/4 CP0 1/4

Listing 9: WB^{1/4} ¶ □

```

1 // □ £ ¨ ¶£° > µ ´ > BREAK > SYSCALL£©
2 // · □£¨µ ´ BREAK; ¶SYSCALL£©
3 assign wb_ex_valid_no_int = (mem_ex_adel_wb | mem_ex_ades_wb |
   brk_wb | syscall) ? WB_valid : 1'b0;
4 assign wb_ex_code_no_int = mem_ex_adel_wb ? 5'd4 : // AdEL
5                               mem_ex_ades_wb ? 5'd5 : // AdES
6                               brk_wb ? 5'd9 : // BREAK
7                               syscall ? 5'd8 : 5'd0; // SYSCALL
8
9 // □ £ ¨ ¶£° ¶ ©
10 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
11 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int; //
   □ I0
12 assign wb_ex_bd = 1'b0; // ½
13 assign wb_ex_pc = pc; // □PC£¨µ ´ syscall% µ±jpc£©

```

□ ¶£°

1. ¶¨ ¨ ¶£©
2. µ ´ AdEL/AdES£©
3. BREAK □
4. SYSCALL □

4.3 □ ´|

µ± □ · ¢ £¬CP0²

1. **EXL** £°STATUS[1] = 1£¬½ □ ´| ¸ j£
2. ±£´ **EPC**£°½« · ¢ □ µ PC±£´ 浹 EPC¼J
3. **CAUSE**£° □ ± □ ExcCode£° £¨BD£©j£
4. ±£´ **BADVADDR**£° ¸´ £´ j£
5. □ £°CPU µ½ □ £j©0x0£¨£

Listing 10: CP0

```

1 //      ex_valid_i
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1;           // EXL
4     cause[31] <= ex_bd_i;        // BD
5     cause[6:2] <= ex_code_i;     // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

4.4 ERET

ERET

Listing 11: ERET

```

1 // ERET      EXL
2 if (eret && wb_valid) begin
3     status[1] <= 1'b0; // EXL
4 end
5
6 //      z
7 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- ERET \rightarrow STATUS[1] EXL \rightarrow \rightarrow \rightarrow
- CPU \rightarrow EPC \rightarrow \rightarrow

5

5.1

CP0

Listing 12:

```

1 // COUNT == COMPARE

```

```

2 assign count_eq_compare = (count == compare);
3
4 // 1" cause_ti_reg1
5 always @(posedge clk) begin
6     if (!resetn) begin
7         cause_ti_reg <= 1'b0;
8     end else begin
9         if (compare_wen) begin
10             cause_ti_reg <= 1'b0; // COMPARE
11         end else if (count_eq_compare) begin
12             cause_ti_reg <= 1'b1; // COUNT == COMPARE
13         end
14     end
15 end
16
17 // CAUSE1
18 always @(posedge clk) begin
19     // cause[30]: TI 1" 1
20     if (!ex_valid_i || !wb_valid) begin
21         cause[30] <= cause_ti_reg;
22     end
23
24     // cause[15:8]: IP 1" 1
25     // IP[7] = TI1" 1
26     if (!ex_valid_i || !wb_valid) begin
27         cause[15:8] <= {cause_ti_reg, 5'd0, cause[9:8]};
28     end
29 end

```

5.2

2 ¥ · c1°

Listing 13:

```

1 //
2 // 1° && 1 && 0% && 2» 1/1±
3 assign c0_int = |(cause_ip[7:0] & status_im[7:0]) & status_ie &
    !status_ex1;

```

£°

1. IP I1£©
2. ¶ q "IM I1£©
3. õ¾ "IE=1£©
4. ²» □ ¼¶± EXL=0£©

6 U¼

6.1 MEM->WB

MEM¼¶¹ « □ ´«µ WB¼¶¹£°

Listing 14: MEM->WB "

```

1 `define MEM_WB_BUS_WIDTH      153
2
3 // ) MEM->WB      mem_ex_adel, mem_ex_ades, badvaddr(dm_addr)
4 assign MEM_WB_bus = {rf_wen,rf_wdest,                                //
5     WB      õ  ž
6         mem_result,                                                //
7         » Ĵ      %
8         lo_result,                                                //
9         ³ "µ 32 ½
10        hi_write,lo_write,                                        // HI/LO
11        mfhi,mflo,                                                //
12        WB      õ  ž
13        mtc0,mfc0,cp0r_addr,syscall,brk,eret, //
14        WB      õ  ž
15        mem_ex_adel, mem_ex_ades,                                //
16        µ □± £"
17        dm_addr,                                                //
18        BADVADDR£"
19        pc};                                                    // PC

```

- mem_ex_adel£°Loadµ ´

- mem_ex_ades \neq Store μ
- dm_addr \neq $\cdot \hat{o}$ \neq BADVADDR \neq
- syscall, brk, eret \neq \square

6.2 WB->CP0 \square

WB $\frac{1}{4}$ μ \square \ll \square \neq μ CP0 \neq

Listing 15: WB->CP0 \square

```

1 //  $\square$   $\neq$   $\mu$  CP0  $\neq$ 
2 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
3 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int;
4 assign wb_ex_bd = 1'b0;
5 assign wb_ex_pc = pc;
6 assign wb_badvaddr_valid = mem_ex_adel_wb | mem_ex_ades_wb;
7 assign wb_badvaddr = mem_badvaddr_wb;

```

7 \neq \square

7.1 SYSCALL \square

$\frac{1}{4}$ \neq ID $\frac{1}{4}$ μ \neq \square

Listing 16: SYSCALL

```

1 // decode.v
2 assign inst_SYSCALL = (op == 6'b000000) & (funct == 6'b001100);

```

\neq \neq

1. ID $\frac{1}{4}$ $\frac{1}{4}$ SYSCALL $\frac{1}{2}$ \ll syscall \neq μ $\frac{1}{2}$ WB $\frac{1}{4}$ μ \neq
2. WB $\frac{1}{4}$ μ \neq \square 18 \neq
3. CP0 \neq EPC \neq SYSCALL \neq EXL=1 \neq μ $\frac{1}{2}$ \square \neq
4. \square
5. \neq EPC += 4 \neq ERET \cdot μ \neq

7.2 BREAK □

¼ ¢ID¼¶£ ¢ □

Listing 17: BREAK

```
1 // decode.v
2 assign inst_BREAK = (op == 6'b000000) & (funct == 6'b001101);
```

¶ .º

1. ID¼¶¼ BREAK ½«brk žŴµ ½WB¼¶j£

2. WB¼¶ ¢ ¢ □ I9j£

3. CP0±£' EPC£"BREAK £©£ ¢ EXL=1£ ¢ µ½ □ £

.4 □

5. ¶ EPC += 4£ ¢ ERET · µ» £

7.3 µ ' □ £"AdEL/AdES£©

¼ ¢MEM¼¶£ ¢ · ô Σ©

Listing 18: µ ¶

```
1 // mem.v
2 wire mem_ex_adel; // load µ '
3 wire mem_ex_ades; // store µ '
4 assign mem_ex_adel = MEM_valid && inst_load && ls_word &&
  (dm_addr[1:0] != 2'b00);
5 assign mem_ex_ades = MEM_valid && inst_store && ls_word &&
  (dm_addr[1:0] != 2'b00);
```

¶ .º

.1 MEM¼¶¼ µ ²»¶ □ µ 2 ²»I00£©£ ¢ mem_ex_adel» mem_ex_adesj£

2. ½«' £"dm_addr£©º □ £j¶¼WB½ µ»' ±

.3 WB¼¶ ¢ ¢ □ I4£"AdEL£©» 5£"AdES£©j£

4. CP0±£' EPC£"³ £©£ ¢ ±£' BADVADDR£" £©£ ¢ EXL=1£ ¢ µ½ □ £

.5 □

6. \neg EPC += 4 ERET · μ E

7.4 ¶

$\frac{1}{4}$ \tilde{a}^o CP0 $\dot{\jmath}$

Listing 19: ¶

```
1 // cp0.v
2 assign count_eq_compare = (count == compare);
3 assign c0_int = |(cause_ip[7:0] & status_im[7:0]) & status_ie &
    !status_exl;
```

\neg .^o

1. CP0 $\frac{1}{4}$ COUNT == COMPARE E \neg TI \pm $\dot{\jmath}$ E

2. $\frac{1}{4}$ E IE=1, IM[7]=1, EXL=0 E \odot $\dot{\jmath}$ E

3. 得 c0_int žšE

4. WB $\frac{1}{4}$ ¶ $\tilde{a}\neg$ □ I0E \neg \odot $\dot{\jmath}$ E

5. CP0 \pm E \neg EPC E \neg \pm E \odot E \neg EXL=1 E \neg $\mu^{\frac{1}{2}}$ □ E

.6 □

7. \neg COMPARE TI E \neg ERET · μ E

8 CP0 $\frac{1}{4}$ Ĵ

8.1 MTC0 CP0 $\frac{1}{4}$ Ĵ

MTC0 CP0 $\frac{1}{4}$ Ĵ

Listing 20: MTC0

```
1 // ž
2 wire mtc0_wr; // MTC0  $\neg$   $\dot{\jmath}$  □ □
3 assign mtc0_wr = mtc0 && wb_valid && !ex_valid_i; // □ 2»
4
5 assign status_wen = mtc0_wr && sel_status;
```

```

6 assign cause_wen      = mtc0_wr && sel_cause;
7 assign epc_wen        = mtc0_wr && sel_epc;
8 assign count_wen      = mtc0_wr && sel_count;
9 assign compare_wen    = mtc0_wr && sel_compare;
10 assign badvaddr_wen = mtc0_wr && sel_badvaddr;
11
12 //      □
13 if (status_wen) begin
14     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
15 end

```

- □ · c \mathbb{F}_{2^4} CP0¼Ĵ !ex_valid_if©j£
- □ WMASK£©i
- STATUS^o CAUSE¼Ĵ i · i j£

8.2 MFC0 ¶ CP0¼Ĵ

MFC0 CP0¼Ĵ

Listing 21: MFC0

```

1 // MFC0¶
2 assign cp0r_rdata = sel_status ? status :
3                     sel_cause  ? cause  :
4                     sel_epc    ? epc    :
5                     sel_count  ? count  :
6                     sel_compare ? compare :
7                     sel_badvaddr? badvaddr : 32'd0;

```

- , ¾ CP0¼Ĵ £"cp0r_addr£© p¼Ĵ
- ¶ ¾¹ cp0r_rdata » ½ üĴ

9 取消

9.1 取消

取消

Listing 22: 取消

```
1 assign cancel = (ex_valid_i | eret | c0_int) && wb_over;
```

- $\mu \pm \square \gg \text{ERET} \cdot \text{c} \rightarrow \text{cancel}$
- $\text{cancel} \rightarrow \text{WB} \rightarrow \text{wb_over} \cdot \text{c}^3$

9.2 exc_valid exc_pc

exc_valid exc_pc

Listing 23: exc_valid exc_pc

```
1 assign exc_valid = (ex_valid_i | eret | c0_int) && wb_valid;
2 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;
```

- $\text{exc_valid} \rightarrow \text{exc_pc} \rightarrow \text{eret} \cdot \text{epc}$
- $\text{exc_pc} \rightarrow \text{eret} \cdot \text{epc} \rightarrow \text{eret} \cdot \text{epc} \rightarrow \text{eret} \cdot \text{epc}$

10 异常

$\pm \frac{3}{4} \frac{1}{2}$ $\square \rightarrow \text{eret} \cdot \text{epc} \rightarrow \text{eret} \cdot \text{epc}$ $\cdot \mu \rightarrow \text{eret} \cdot \text{epc}$ 2^{13} 转

10.1 异常

2^{13} 转

10.2 2

$\text{eret} \cdot \text{epc} \rightarrow \text{eret} \cdot \text{epc}$ 2^{13} 转

11

$\pm 3/4 \hat{\mu}$ MIPS 涼 CPU CP0 □ ' | μ \neg° (£^o

- CP0ġĵ ^{1o}
- 6, CP0^{1/4}Ĵ ^{1/2} “STATUS_i¢CAUSE_i¢EPC_i¢BADVADDR_i¢COUNT_i¢COMPARE_i£©
- □ ũ |'
- 4 □ “SYSCALL_i¢BREAK_i¢AdEL/AdES_i¢¶” ©
- $\mathbb{U}^{1/4^o}$ $\hat{W}_{\ll \mu}$
- CP0^{1/4}Ĵ “MTC0/MFC0£©
- \acute{z}

„ MIPS^{1/4}¹¹ 涑 £¬ § μ □ ' | ³¬I § ĵ μ □ ' | σ£