

MIPS 弥 CPU_μ CP0 □ ʹ

2025 年 11 月 12 日

目录


```
33
34 // ¼Ĵ      □~!
35 output      [31:0] cp0r_status,      // STATUS¼Ĵ
36 output      ]31:0] cp0r_cause,      // CAUSE¼Ĵ
37 output      ]31:0] cp0r_epc,        // EPC¼Ĵ
38
39 //
40 output      c0_int      //      ž
41 );
```

2.2

CP0ğĴ

1. □ £º □ £¨ (SYSCALLi¢BREAKi¢µ ´ ©¼¹ µ □ ¨ ex_valid_i, ex_code_i
2. ¼Ĵ Ĵ ¢ £º¹ MTC0/MFC0 CP0¼Ĵ □ WMASK£©Ĵ
3. □ ¼£º WB¼¼¼ □ £iCP0 ā¬¼¼ º ´«µ
4. £ºCP0 Ĵ¼ £¬ žš£

3CP0¼Ĵ

3.1¼Ĵ

±¾ º¬ CP0¼Ĵ

表 1: CP0¼Ĵ

¼Ĵ	³	11	1
12	0	STATUS	¼Ĵ
13	0	CAUSE	□ Ĵ
14	0	EPC	□ ³
8	0	BADVADDR	´ ¼Ĵ
9	0	COUNT	¼¼ ¼Ĵ
11	0	COMPARE	¼¼ Ĵ

3.2STATUS¼Ĵ Ĵ 12£©

STATUS¼Ĵ º £

Listing 2: STATUS4J

```

1 // STATUS4J
2 wire status_ie;          // bit 0: 0%      (IE)
3 wire status_exl;        // bit 1: 1%±      (EXL)
4 wire [7:0] status_im;    // bit 15:8: q      (IM)
5
6 // STATUS4J 1 3 IE;±EXL;±IM 2
7 wire [31:0] STATUS_WMASK;
8 assign STATUS_WMASK = 32'h0000_8103; // bit 0(IE), bit 1(EXL), bit 15:8(IM)

```

1

- IE (bit 0) 2ö34 i±IE=0 1 » qP
- EXL (bit 1) 2 1± i±EXL=1 1-CPU' 1' g 1-µ 1± » qP
- IM[7:0] (bit 15:8) 2 q iÿ 1, 1-IM[7] 1" 1

2

Listing 3: STATUS4J

```

1 if (status_wen) begin
2     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
3 end

```

3.3 CAUSE4J J 132

CAUSE4J 1 1 i

Listing 4: CAUSE4J

```

1 // CAUSE4J
2 wire cause_bd;          // bit 31:      )BD)
3 wire cause_ti;          // bit 30: 1"      )TI)
4 wire [7:0] cause_ip;    // bit 15:8:      (IP)
5 wire [4:0] cause_exc;    // bit 6:2: 1±      (ExcCode)
6
7 // CAUSE4J 1 3 IP[1:0] 2
8 wire [31:0] CAUSE_WMASK;
9 assign CAUSE_WMASK = 32'h0000_0300; // bit 9:8(IP[1:0])

```

1

- BD (bit 31) 2 i± 1 · i 1-BD=1 c
- TI (bit 30) 2 1" i±COUNT == COMPARE 1-TI=1i

- IP[7:0] (bit 15:8) 是 IP[7] 的 1/4，且
- ExcCode (bit 6:2) 是 0 到 12 之间的值

□

表 2: 0 到 12

0 到 12	0 到 12
0	(Interrupt)
4	μ 的 1/4 (AdEL)
5	μ 的 1/4 (AdES)
8	μ (SYSCALL)
9	μ (BREAK)
12	(OV)

3.4 EPC4J J 14 14

EPC4J 是 0 到 12 之间的值

Listing 5: EPC4J

```

1 // 0 到 12 之间的值 ex_valid_i 是 0 到 12 之间的值
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1; // EXL
4     cause[31] <= ex_bd_i; // BD
5     cause[6:2] <= ex_code_i; // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC 是 PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

- μ 是 0 到 12 之间的值 EPC 是 0 到 12 之间的值
- μ 是 0 到 12 之间的值 BD=1 是 0 到 12 之间的值 J 是 0 到 12 之间的值
- ERET 是 CPU 的 1/2 EPC 是 0 到 12 之间的值

3.5 BADVADDR4J J 8 8

BADVADDR4J 是 0 到 12 之间的值

3.7 COMPARE₁₄Ĵ Ĵ 11£©

COMPARE₁₄Ĵ " £¬ " £

Listing 8: COMPARE₁₄Ĵ

```

1 // COMPARE14Ĵ £¬ " "
2 always @(posedge clk) begin
3     if (!resetn) begin
4         compare <= 32'd0;
5     end else begin
6         if (compare_wen) begin
7             compare <= wdata;
8         end
9     end
10 end
11
12 // " " £"cause_ti_reg£©
13 always @(posedge clk) begin
14     if (!resetn) begin
15         cause_ti_reg <= 1'b0;
16     end else begin
17         if (compare_wen) begin
18             cause_ti_reg <= 1'b0; // COMPARE
19         end else if (count_eq_compare) begin
20             cause_ti_reg <= 1'b1; // COUNT == COMPARE
21         end
22     end
23 end

```

- COMPARE₁₄Ĵ 1 MTC0 □
- COMPARE₁₄Ĵ " £"TI £©;£
- µ±COUNT == COMPARE £¬ TI± £¬'¥ · ¢ £

4 □ ' |

4.1 □ 1/4

□ 1/4 1/4 IJ»1/2 Σ^o

1. ID₁₄"£^{o14} SYSCALL_i¢BREAK
2. MEM₁₄"£^{o14} " AdEL/AdES£©;£

3. $\mathbf{WB}^{1/4}\P\mathbb{X}^\Omega$ $\square \mathbb{X} \neg \mathbb{Y} \P \mathbb{X} \mathbb{X} \mathbb{X}$
4. $\mathbf{CP0}\mathbb{X}^{\Omega 1/4}$ \mathbb{X}

4.2 WB^{1/4} \P \square

$$\mathrm{WB}^{1/4}\mathbb{P}^{\circ} \quad \square \quad \mathbb{P}^{\circ} \quad \mathbb{CP}^0 \mathbb{P}^{\circ}$$
Listing 9: WB^{1/4}

```

1 //      0x00000000 > 0x00000000 > BREAK > SYSCALL
2 //      0x00000000 > 0x00000000 > BREAK; SYSCALL
3 assign wb_ex_valid_no_int = (mem_ex_adel_wb | mem_ex_ades_wb | brk_wb | syscall) ?
    WB_valid : 1'b0;
4 assign wb_ex_code_no_int = mem_ex_adel_wb ? 5'd4 : // AdEL
    mem_ex_ades_wb ? 5'd5 : // AdES
    brk_wb ? 5'd9 : // BREAK
    syscall ? 5'd8 : 5'd0; // SYSCALL
5
6 //      0x00000000 > 0x00000000 > BREAK > SYSCALL
7 //      0x00000000 > 0x00000000 > BREAK; SYSCALL
8
9 //      0x00000000 > 0x00000000 > BREAK > SYSCALL
10 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
11 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int; //      0x00000000 IO
12 assign wb_ex_bd = 1'b0; //      0x00000000
13 assign wb_ex_pc = pc; //      0x00000000 syscall% pc+1pc

```

 $\square \quad \mathbb{P}^{\mathbb{Q}}$

1. `¶` `¶` `¶`
2. `¶` `AdEL/AdES`
3. `BREAK` `□`
4. `SYSCALL` `□`

4.3 $\square \vdash$
$$\mu_{\pm} = \frac{1}{2} \pm \frac{1}{2} \sqrt{1 - 4\lambda} \quad \text{for } \lambda \in \mathbb{C} \quad (2)$$

1. **EXL** $\text{EXL}^{\circ}\text{STATUS}[1] = 1\text{EXL}^{\neg\frac{1}{2}} \quad \square \quad \text{g} \quad \text{j} \quad \text{EXL}$
2. $\pm\text{EXL}^{\circ} \quad \text{EPC}^{\text{EXL}^{\circ}\frac{1}{2}} \ll \cdot \text{c} \quad \square \quad \mu \quad \text{PC} \pm\text{EXL}^{\circ} \quad \text{EPC}^{\frac{1}{4}} \hat{\text{J}}$
3. **CAUSE** $\text{EXL}^{\circ} \quad \square \quad \pm \quad \square \quad \text{ExcCode}^{\text{EXL}^{\circ}} \quad \text{EXL}^{\circ} \text{BD}^{\text{EXL}^{\circ}} \text{j} \quad \text{EXL}$
4. $\pm\text{EXL}^{\circ} \quad \text{BADVADDR}^{\text{EXL}^{\circ}} \quad \text{g}^{\circ} \quad \text{EXL}^{\circ} \quad \text{j} \quad \text{EXL}$
5. $\square \quad \text{EXL}^{\circ} \text{CPU} \quad \mu^{\frac{1}{2}} \quad \square \quad \text{EXL}^{\circ} \text{j} \text{0x0EXL}^{\circ} \text{EXL}$

Listing 10: CP0

```

1 //      ex_valid_i`«p
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1;           // EXL
4     cause[31] <= ex_bd_i;        // BD
5     cause[6:2] <= ex_code_i;     // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i; // PC» PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

4.4 ERET

ERET

Listing 11: ERET

```

1 // ERET      EXL
2 if (eret && wb_valid) begin
3     status[1] <= 1'b0; // EXL
4 end
5
6 //      « ž
7 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- ERET \rightarrow STATUS[1] EXL \rightarrow \rightarrow \rightarrow
- CPU μ EPC \pm \hat{j} $\frac{1}{4}$ \rightarrow

5

5.1

CP0 $\frac{1}{4}$

Listing 12:

```

1 // COUNT == COMPARE
2 assign count_eq_compare = (count == compare);
3
4 //      cause_ti_reg
5 always @(posedge clk) begin
6     if (!resetn) begin

```

```

6      cause_ti_reg <= 1'b0;
7
8      end else begin
9          if (compare_wen) begin
10              cause_ti_reg <= 1'b0;    //    COMPARE
11          end else if (count_eq_compare) begin
12              cause_ti_reg <= 1'b1;    // COUNT == COMPARE
13          end
14      end
15  end
16
17  // CAUSE%J
18  always @(posedge clk) begin
19      // cause[30]: TI %J"          %J
20      if (!ex_valid_i || !wb_valid) begin
21          cause[30] <= cause_ti_reg;
22      end
23
24      // cause[15:8]: IP %J          %J
25      // IP[7] = TI%J"          %J
26      if (!ex_valid_i || !wb_valid) begin
27          cause[15:8] <= {cause_ti_reg, 5'd0, cause[9:8]};
28      end
29  end

```

5.2

$$2 \text{ Y} \cdot \text{C}\mathcal{L}^{\circ}$$

Listing 13:

```
1 //
2 //      0      && 0      && 0      && 0      && 0
3 assign c0_int = |(cause_ip[7:0] & status_im[7:0]) & status_ie & !status_exl;
```

£^o

1. IP 11f©
2. ¶ q "IM 11f©
3. 5³/₄ "IE=1f©
4. » □ ¼¶± EXL=0f©

6 U^{1/4}

6.1 MEM->WB

MEM^{1/4} ¶¹ « □ ´«µ WB^{1/4} ¶£°

Listing 14: MEM->WB

```

1 `define MEM_WB_BUS_WIDTH      153
2
3 // ) MEM->WB      ~      mem_ex_adel, mem_ex_ades, badvaddr(dm_addr)
4 assign MEM_WB_bus = {rf_wen,rf_wdest,                // WB      õ  ž
5                      mem_result,                    //      » J      %
6                      lo_result,                      // ³  "µ 32 ½
7                      hi_write,lo_write,              // HI/LO
8                      mfhi,mflo,                      // WB      õ  ž
9                      mtc0,mfc0,cp0r_addr,syscall,brk,eret, // WB      õ  ž
10                     mem_ex_adel, mem_ex_ades,        // µ  □± £"
11                     dm_addr,                          // BADVADDR£"
12                     pc};                             // PC

```

- mem_ex_adel£°Loadµ ´
- mem_ex_ades£°Storeµ ´
- dm_addr£° · ô £" BADVADDR£°
- syscall, brk, eret£° □

6.2 WB->CP0 □

WB^{1/4} ¶¹ □ « □ ´«µ CP0£°

Listing 15: WB->CP0 □

```

1 //      □      "´«µ CP0£°
2 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
3 assign wb_ex_code  = cp0_int ? 5'd0 : wb_ex_code_no_int;
4 assign wb_ex_bd     = 1'b0;
5 assign wb_ex_pc     = pc;
6 assign wb_badvaddr_valid = mem_ex_adel_wb | mem_ex_ades_wb;
7 assign wb_badvaddr  = mem_badvaddr_wb;

```

7. ☐

7.1 SYSCALL ☐

$$\frac{1}{4} \quad \tilde{a}^{\circ} \text{ID}^{\frac{1}{4}} \P \pounds \quad \square$$

Listing 16: SYSCALL

```
1 // decode.v
2 assign inst_SYSCALL = (op == 6'b000000) & (funct == 6'b001100);
```

$$\begin{array}{c} \text{'} | \quad \underline{\Omega} \\ | \quad \cdot \end{array}$$

1. $\text{ID}^{\frac{1}{4}} \P^{\frac{1}{4}} \text{SYSCALL} \frac{1}{2} \langle \text{syscall} \rangle \hat{W}_{\mu} \frac{1}{2} \text{WB}^{\frac{1}{4}} \P^{\frac{1}{4}} \mathfrak{L}$
2. $\text{WB}^{\frac{1}{4}} \P \tilde{a} \neg \quad \square \quad \text{I8} \mathfrak{L}$
3. $\text{CP0} \pm \mathfrak{L}' \text{EPC} \mathfrak{L} \neg \text{SYSCALL} \quad \mathfrak{L} \odot \mathfrak{L} \neg \quad \text{EXL} = 1 \mathfrak{L} \neg \quad \mu^{\frac{1}{2}} \quad \square \quad \mathfrak{L}$
4. \square
5. $\neg \mid \quad \text{EPC} += 4 \mathfrak{L} \neg \text{ERET} \cdot \mu \rangle \mathfrak{L}$

7.2 BREAK \square

$$\frac{1}{4} \quad \tilde{a}^{\circ} \text{ID} \frac{1}{4} \quad \P \quad \square$$

Listing 17: BREAK

```
1 // decode.v
2 assign inst_BREAK = (op == 6'b000000) & (funct == 6'b001101);
```

$$\begin{array}{c} \text{'} | \text{ } \underline{\Omega} \\ | \text{ } \bullet \end{array}$$

1. ID $\frac{1}{4}$ ¶ $\frac{1}{4}$ BREAK $\frac{1}{2}$ «brk žŴ« μ $\frac{1}{2}$ WB $\frac{1}{4}$ ¶ $\frac{1}{4}$ £
2. WB $\frac{1}{4}$ ¶ $\tilde{a} \neg$ \square I9 $\frac{1}{4}$ £
3. CP0 \pm £' EPC£"BREAK £©£ \neg EXL=1£ \neg $\mu^{\frac{1}{2}}$ \square £
4. \square
5. ' | EPC += 4£ \neg ERET · μ » £

7.3 μ \square £ AdEL/AdES £©

1/4 ã°MEM1/4 ¶£" · ô Σ©

8 CP014J

8.1 MTC0 CP014J

MTC0 CP014J

Listing 20: MTC0

```

1 //      z
2 wire mtc0_wr; // MTC0  u  □
3 assign mtc0_wr = mtc0 && wb_valid && !ex_valid_i; // □ 2»
4
5 assign status_wen  = mtc0_wr && sel_status;
6 assign cause_wen   = mtc0_wr && sel_cause;
7 assign epc_wen     = mtc0_wr && sel_epc;
8 assign count_wen   = mtc0_wr && sel_count;
9 assign compare_wen = mtc0_wr && sel_compare;
10 assign badvaddr_wen = mtc0_wr && sel_badvaddr;
11
12 //      z  □
13 if (status_wen) begin
14     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
15 end

```

- □ · c $\mathbb{F}_{2^{1/2}}$ CP014J !ex_valid_i \odot_i
- □ WMASK \mathbb{F}_{2^i}
- STATUS \circ CAUSE $\mathbb{F}_{2^{1/2}}$ $i \cdot i$ i \mathbb{F}

8.2 MFC0 ¶ CP014J

MFC0 CP014J

Listing 21: MFC0

```

1 // MFC0¶
2 assign cp0r_rdata = sel_status ? status :
3                     sel_cause  ? cause  :
4                     sel_epc    ? epc    :
5                     sel_count  ? count  :
6                     sel_compare ? compare :
7                     sel_badvaddr? badvaddr : 32'd0;

```

- 在 CP0 中，`cp0r_addr` 和 `cp0r_rdata` 寄存器
- 在 CP0 中，`cp0r_rdata` 寄存器

第 9 章

9.1 cancel 寄存器

cancel 寄存器

Listing 22: cancel 寄存器

```
1 assign cancel = (ex_valid_i | eret | c0_int) && wb_over;
```

- 在 CP0 中，`cancel` 寄存器
- 在 CP0 中，`cancel` 寄存器

9.2 exc_valid 和 exc_pc 寄存器

exc_valid 和 exc_pc 寄存器

Listing 23: exc_valid 和 exc_pc 寄存器

```
1 assign exc_valid = (ex_valid_i | eret | c0_int) && wb_valid;
2 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;
```

- 在 CP0 中，`exc_valid` 寄存器
- 在 CP0 中，`exc_pc` 寄存器

第 10 章

在 CP0 中，`exc_valid` 寄存器

10.1 寄存器

在 CP0 中，`exc_valid` 寄存器

10.2 寄存器

在 CP0 中，`exc_valid` 寄存器

11

- $\pm\frac{3}{4}\hat{\mu}$ MIPS 弥 CPU CP0 $\square\begin{smallmatrix} \prime \\ | \end{smallmatrix}\mu$ $\neg^{\circ}(\mathcal{E}^{\circ}$
- CP0 $\mathfrak{g}\mathfrak{z}$ $^{1\circ}$
 - $6_{\mathfrak{s}}$ CP0 $\frac{1}{4}\hat{\mathbf{J}}$ $^{\frac{1}{2}}$ "STATUS $\mathfrak{i}\mathfrak{c}$ CAUSE $\mathfrak{i}\mathfrak{c}$ EPC $\mathfrak{i}\mathfrak{c}$ BADVADDR $\mathfrak{i}\mathfrak{c}$ COUNT $\mathfrak{i}\mathfrak{c}$ COMPARE \mathcal{E} ©
 - $\square\hat{\mathfrak{u}}$ $\begin{smallmatrix} \prime \\ | \end{smallmatrix}$
 - 4 \square "SYSCALL $\mathfrak{i}\mathfrak{c}$ BREAK $\mathfrak{i}\mathfrak{c}$ AdEL/AdES $\mathfrak{i}\mathfrak{c}\P$ " ©
 - $\mathbb{U}^{\frac{1}{4}\circ}\mathfrak{z}\hat{\mathbf{W}}_{\ll\mu}$
 - CP0 $\frac{1}{4}\hat{\mathbf{J}}$ "MTC0/MFC0 \mathcal{E} ©
 - \mathfrak{z}
- \mathfrak{z} MIPS $\frac{1}{4}^{11}$ 涑 $\mathcal{E}\neg\mathfrak{s}$ μ $\square\begin{smallmatrix} \prime \\ | \end{smallmatrix}$ $^3\mathbf{I}$ \mathfrak{s} $\mathfrak{z}\mu$ $\square\begin{smallmatrix} \prime \\ | \end{smallmatrix}$ $\sigma\mathcal{E}$