

MIPS 猥 CPU μ CP0 □ ՚ |

2025 年 11 月 12 日

目录

1

±¾ jp MIPS 猶 CPU । 0£“CP0£©µ £CP0 MIPS¼¹ i □
। L gç 養 ,º □ “ SYSCALL¡¢BREAK¡¢µ ‘ º “ 纓 ©£¬²¢ »¤ ¼¡

2 CP0gç 1

2.1 gç

CP0gç 猉 cp0.v£© □ । µl g¬ “ £º

Listing 1: CP0gç “

```
1 module cp0(
2     input          clk,           // 
3     input          resetn,        // ,’ ztçµ
4
5     // 4 WB¶µL   z
6     input          mtc0,          // MTC0
7     input          mfc0,          // MFC0
8     input [ 7:0]  cp0r_addr,    // CP0¼¡ }¼¡ [4:0] ,
9             [2:0]
10    input [31:0]  wdata,         // CP0µ %
11
12    // □   z
13    input          syscall,       // SYSCALL
14    input          eret,          // ERET
15    input [31:0]  pc,            // µ±jPC£“ £‘ EPC£©
16    input          wb_valid,      // WB¶µ   z
17    input          wb_over,       // WB¶µ   z
18
19    // □   “4 WBµ   p
20    input          ex_valid_i,    // □
21    input [ 4:0]  ex_code_i,    // □±
22    input          ex_bd_i,       // □
23    input [31:0]  ex_pc_i,      // · $ □µ PC
24    input          badvaddr_valid_i, // ‘
25    input [31:0]  badvaddr_i,    // ‘
26
27 // CP0¼¡ %
```

```

27     output      [31:0] cp0r_rdata,           // CP01/4J      % "      MFC0£©
28
29     // □ '|
30     output      cancel,        //             ž
31     output      exc_valid,    // □      ž
32     output      [31:0] exc_pc,    // □      « ERET · µ»
33
34     // %J      □ '|
35     output      [31:0] cp0r_status,       // STATUS%J
36     output      ]31:0] cp0r_cause,       // CAUSE%J
37     output      ]31:0] cp0r_epc,        // EPC%J
38
39     //
40     output      c0_int           //             ž
41 );

```

2.2

CP0^{1/4}J

1. □ £º □ £°° (SYSCALL|BREAK|µ ' °¶¹/4¹ µ □ " ex_valid_i,
ex_code_i
2. ¼J c £º¹ MTC0/MFC0 CP0¹/4J □ WMASK£©
3. □ ¶£º WB¹/4¶½ □ £|CP0 æ¬j¶" ¶º " «µ
- .4 £ºCP0 i¹/4 £¬ žš£

3 CP0¹/4J

3.1 ¹/4J

±¾ °¬ CP0¹/4J

3.2 STATUS¹/4J J 12£©

STATUS¹/4J ° £

表 1: CP0 $\frac{1}{4}$ J

$\frac{1}{4}$ J	3	$\frac{1}{4}$ J
12	0	STATUS
13	0	CAUSE
14	0	EPC
8	0	BADVADDR
9	0	COUNT
11	0	COMPARE

Listing 2: STATUS $\frac{1}{4}$ J

```

1 // STATUS $\frac{1}{4}$ J
2 wire status_ie;           // bit 0: 0%      (IE)
3 wire status_exl;          // bit 1: 0% (EXL)
4 wire [7:0] status_im;    // bit 15:8: q (IM)
5
6 // STATUS $\frac{1}{4}$ J      0% IE+EXL+IM &
7 wire [31:0] STATUS_WMASK;
8 assign STATUS_WMASK = 32'h0000_8103; // bit 0(IE), bit 1(EXL), bit
                                         15:8(IM)

```

- 1
- IE (bit 0) $\frac{1}{4}$ J $\exists \mu \pm IE=0 \vdash \rightarrow qP\mu$
 - EXL (bit 1) $\frac{1}{4}$ J $\exists \mu \pm EXL=1 \vdash CPU \vdash \mu \vdash \rightarrow qP\mu$
 - IM[7:0] (bit 15:8) $\frac{1}{4}$ J $\exists \mu \vdash \mu \vdash IM[7]\mu \vdash \mu$
- o

Listing 3: STATUS $\frac{1}{4}$ J

```

1 if (status_wen) begin
2     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
3 end

```

3.3 CAUSE $\frac{1}{4}$ J 13&

CAUSE $\frac{1}{4}$ J $\frac{1}{4}$ $\exists \mu$

Listing 4: CAUSE^{1/4} \hat{J}

```
1 // CAUSE%J
2 wire cause_bd;           // bit 31:      )BD)
3 wire cause_ti;          // bit 30: ¶..      )TI)
4 wire [7:0] cause_ip;    // bit 15:8:     (IP)
5 wire [4:0] cause_excode; // bit 6:2:    □±     (ExcCode)
6
7 // CAUSE%J      □ ³  IP[1:0]  £©
8 wire [31:0] CAUSE_WMASK;
9 assign CAUSE_WMASK = 32'h0000_0300; // bit 9:8(IP[1:0])
```

1

- BD (bit 31) \square $\exists p \pm \square \cdot \exists j \exists \neg BD = 1$ \in
 - TI (bit 30) \square $\exists p \pm COUNT == COMPARE \exists \neg TI = 1 \exists$
 - IP[7:0] (bit 15:8) \square $\exists IP[7] \exists \exists \neg \frac{1}{4} \rightarrow \exists \exists$
 - ExcCode (bit 6:2) \square $\exists \pm \exists \pm \exists$

1

表 2: □ ±

	□ ±	□
0		(Interrupt)
4	p ' -¼	(AdEL)
5	p ' - ' 浧	(AdES)
8	p	(SYSCALL)
9	¶	(BREAK)
12		(OV)

3.4 EPC^{1/4} J J 14£©

EPC^{1/4}J 減 □ μ_{ij} \propto

Listing 5: EPC^{1/4}J

```
1 //      □`|      □¶`%` ex_valid_i`<`p
2 if (ex_valid_i && wb_valid) begin
```

```

3   status[1] <= 1'b1;                                // EXL
4   cause[31] <= ex_bd_i;                            // BD
5   cause[6:2] <= ex_code_i;                          // ExcCode
6   epc <= ex_bd_i ? ex_pc_i : ex_pc_i;    //      PC»     PC
7   if (badvaddr_valid_i) begin
8       badvaddr <= badvaddr_i;
9   end
10 end

```

- $\mu \pm \square \cdot c$ $\leftarrow EPC \pm \delta'$ $\rightarrow \mu \mid \delta$
- $\square \cdot c$ $\leftarrow "BD=1\&EPC \pm \delta'$ $\rightarrow \mu \mid \delta$
- ERET $\leftarrow CPU \mu \mid EPC \pm \delta' \rightarrow \mu$

3.5 BADVADDR^{1/4} J 8£©

BADVADDR^{1/4} J 沁 $\mu \mid \delta$

Listing 6: ADVADDR^{1/4} J

```

1 if (badvaddr_valid_i) begin
2     badvaddr <= badvaddr_i;
3 end

```

- $\mu \mid \delta \rightarrow AdEL/AdES \rightarrow \mu$
- MEM^{1/4} ¶^{1/4} ¶¹ $\rightarrow \mu \mid CP0 \mu \gg$

3.6 COUNT^{1/4} J 9£©

COUNT^{1/4} J “ “ “ £

Listing 7: COUNT^{1/4} J

```

1 // ¶“ “ £ “ “ “ £
2 reg time_tick;
3 always @(posedge clk) begin
4     if (!resetn) begin
5         time_tick <= 1'b0;

```

```

6    end else begin
7        time_tick <= ~time_tick;
8    end
9 end
10
11 // COUNT累加器
12 always @(posedge clk) begin
13     if (!resetn) begin
14         count <= 32'd0;
15     end else begin
16         if (count_wen) begin
17             count <= wdata;
18         end else if (time_tick) begin
19             count <= count + 1'b1;
20         end
21     end
22 end

```

- COUNT累加器 MTC0 \square
- 3 累加器 1F^{-1} time_tick \cdot $\text{F}\odot\text{F}$
- $\mu \pm \text{COUNT} == \text{COMPARE} \text{F}^{-1} \text{Y} \cdot \text{c}\P \text{F}$

3.7 COMPARE累加器 11F \odot

COMPARE累加器 “ F^{-1} ” F

Listing 8: COMPARE累加器

```

1 // COMPARE累加器
2 always @(posedge clk) begin
3     if (!resetn) begin
4         compare <= 32'd0;
5     end else begin
6         if (compare_wen) begin
7             compare <= wdata;
8         end
9     end

```

```

10 end
11
12 // ¶"cause_ti_reg"
13 always @(posedge clk) begin
14   if (!resetn) begin
15     cause_ti_reg <= 1'b0;
16   end else begin
17     if (compare_wen) begin
18       cause_ti_reg <= 1'b0; // COMPARE
19     end else if (count_eq_compare) begin
20       cause_ti_reg <= 1'b1; // COUNT == COMPARE
21     end
22   end
23 end

```

- COMPARE \rightarrow MTC0 \square
- COMPARE \rightarrow TI \square
- COUNT == COMPARE \rightarrow TI \square

4 \square '|

4.1 \square $\frac{1}{4}$

\square $\frac{1}{4}$ $\frac{1}{4}$ IJ» $\frac{1}{2}$ Σ^o

1. ID \rightarrow SYSCALL/BREAK
2. MEM \rightarrow AdEL/AdES
3. WB \rightarrow \square \neg_j ¶ $_j$
4. CP0 \rightarrow \square

4.2 WB \rightarrow \square

WB \rightarrow \square \neg_j ¶ $_j$ CP0

Listing 9: WB^{1/4} ¶ □

```

1 //    □      ¶  > p  '  > BREAK > SYSCALL
2 // .   □ p  ' BREAK ; SYSCALL
3 assign wb_ex_valid_no_int = (mem_ex_adel_wb | mem_ex_ades_wb |
4     brk_wb | syscall) ? WB_valid : 1'b0;
5 assign wb_ex_code_no_int = mem_ex_adel_wb ? 5'd4 : // AdEL
6                         mem_ex_ades_wb ? 5'd5 : // AdES
7                         brk_wb ? 5'd9 : // BREAK
8                         syscall ? 5'd8 : 5'd0; // SYSCALL
9
10 //    □      ¶
11 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
12 assign wb_ex_code = cp0_int ? 5'd0 : wb_ex_code_no_int; // 
13 assign wb_ex_bd = 1'b0; // 
14 assign wb_ex_pc = pc; // PC p  ' syscall% p+jpc

```

□ ¶

1. ¶ .. ¶
2. p ' AdEL/AdES
- .3 BREAK □
4. SYSCALL □

4.3 □ '|

p± □ · c f¬CP0 2

1. EXL f STATUS[1] = 1 f¬½ □ '| g j
2. ± f EPC f 1/2 · c □ p PC± f → EPC^{1/4}
3. CAUSE f □ ± □ ExcCode f C O f BD f C j
4. ± f BADVADDR f g ' f j
5. □ f CPU p ½ □ f 0x0 f

Listing 10: CP0

```

1 //      □'|      □ ¶`  ex_valid_i`<µ
2 if (ex_valid_i && wb_valid) begin
3     status[1] <= 1'b1;                      // EXL
4     cause[31] <= ex_bd_i;                  // BD
5     cause[6:2] <= ex_code_i;                // ExcCode
6     epc <= ex_bd_i ? ex_pc_i : ex_pc_i;   //      PC»    PC
7     if (badvaddr_valid_i) begin
8         badvaddr <= badvaddr_i;
9     end
10 end

```

4.4 ERET

ERET

Listing 11: ERET

```

1 // ERET      EXL
2 if (eret && wb_valid) begin
3     status[1] <= 1'b0;    //      EXL
4 end
5
6 //  □/ · µ»    Ÿ
7 assign exc_pc = eret ? epc : `EXC_ENTER_ADDR;

```

- ERET → STATUS[1] → EXL → □'| → g|
- CPU → EPC → j →

5

5.1 ¶

CP0

Listing 12: ¶

```

1 // COUNT == COMPARE%

```

```

2 assign count_eq_compare = (count == compare);
3
4 // TI
5 // cause_ti_reg
6 always @(posedge clk) begin
7   if (!resetn) begin
8     cause_ti_reg <= 1'b0;
9   end else begin
10    if (compare_wen) begin
11      cause_ti_reg <= 1'b0; // COMPARE
12    end else if (count_eq_compare) begin
13      cause_ti_reg <= 1'b1; // COUNT == COMPARE
14    end
15  end
16
17 // CAUSE
18 always @(posedge clk) begin
19   // cause[30]: TI
20   if (!ex_valid_i || !wb_valid) begin
21     cause[30] <= cause_ti_reg;
22   end
23
24   // cause[15:8]: IP
25   // IP[7] = TI
26   if (!ex_valid_i || !wb_valid) begin
27     cause[15:8] <= {cause_ti_reg, 5'd0, cause[9:8]};
28   end
29 end

```

5.2

² ¥ · c£

Listing 13:

```

1 //
2 // && ¶ && Ø && ²» □ %¶±
3 assign c0_int = !(cause_ip[7:0] & status_im[7:0]) & status_ie &
  !status_exl;

```

\mathcal{L}^o

1. IP I1 \mathcal{L}^o
2. \mathbb{P} q "IM I1 \mathcal{L}^o
3. $\delta^{3/4}$ "IE=1 \mathcal{L}^o
4. $^2 \gg \square^{1/4} \mathbb{P} \pm \text{EXL}=0 \mathcal{L}^o$

6 $\bigcup^{1/4}$

6.1 MEM->WB

MEM $^{1/4} \mathbb{P}^1 \ll \square' \ll \mu$ WB $^{1/4} \mathbb{P} \mathcal{L}^o$

Listing 14: MEM->WB ..

```

1 `define MEM_WB_BUS_WIDTH      153
2
3 // ) MEM->WB      -      mem_ex_adel, mem_ex_ades, baddr(dm_addr)
4 assign MEM_WB_bus = {rf_wen,rf_wdest,           //
5   WB      δ  ž
6   mem_result,           //
7   » J      %
8   lo_result,           //
9   ³ "p 32 %
10  hi_write,lo_write,    // HI/LO
11  mfhi,mflo,           //
12  WB      δ  ž
13  mtc0,mfc0,cp0r_addr,syscall,brk,eret,  //
14  WB      δ  ž
15  mem_ex_adel, mem_ex_ades,           //
16  p  □±  &"
17  dm_addr,           //
18  BADADDR";           //
19  pc};                // PC

```

- mem_ex_adel \mathcal{L}^o Load μ

- `mem_ex_adestore`
- `dm_addr` → BADVADDR
- `syscall, brk, eret`

6.2 WB->CP0

WB $\frac{1}{4}$ → CP0

Listing 15: WB->CP0

```

1 //      CP0
2 assign wb_ex_valid = (cp0_int && WB_valid) | wb_ex_valid_no_int;
3 assign wb_ex_code  = cp0_int ? 5'd0 : wb_ex_code_no_int;
4 assign wb_ex_bd   = 1'b0;
5 assign wb_ex_pc   = pc;
6 assign wb_badvaddr_valid = mem_ex_adel_wb | mem_ex_adestore_wb;
7 assign wb_badvaddr = mem_badvaddr_wb;

```

7

7.1 SYSCALL

$\frac{1}{4}$ ID $\frac{1}{4}$ →

Listing 16: SYSCALL

```

1 // decode.v
2 assign inst_SYSCALL = (op == 6'b000000) & (funct == 6'b001100);

```

$\frac{1}{4}$.

1. ID $\frac{1}{4}$ SYSCALL → syscall → WB $\frac{1}{4}$

2. WB $\frac{1}{4}$ → I8

3. CP0 $\frac{1}{4}$ EPC → SYSCALL → EXL=1 → μ $\frac{1}{2}$

.4

5. $\frac{1}{4}$ EPC += 4 → ERET → μ

7.2 BREAK □

$\frac{1}{4} \tilde{a}^o ID^{\frac{1}{4}} \P f^{\frac{1}{4}} \square$

Listing 17: BREAK

```
1 // decode.v
2 assign inst_BREAK = (op == 6'b000000) & (funct == 6'b001101);
```

'| .^o

1. $ID^{\frac{1}{4}} \P^{\frac{1}{4}} \text{BREAK } \frac{1}{2} \ll \text{brk } z \hat{W} \ll \mu^{\frac{1}{2}} \text{WB}^{\frac{1}{4}} \P j f$
2. $\text{WB}^{\frac{1}{4}} \P \tilde{a} \rightarrow \square I9 j f$
3. $\text{CP0} \pm f' \text{ EPC} f'' \text{BREAK } f \circ f \rightarrow \text{EXL}=1 f \rightarrow \mu^{\frac{1}{2}} \square f$
- .4 \square
5. '| $\text{EPC} += 4 f \rightarrow \text{ERET} \cdot \mu \gg f$

7.3 μ' □ $f'' \text{AdEL/AdES} f \circ$

$\frac{1}{4} \tilde{a}^o \text{MEM}^{\frac{1}{4}} \P f^{\frac{1}{4}} \cdot \hat{o} \Sigma \circ$

Listing 18: $\mu \P$

```
1 // mem.v
2 wire mem_ex_adel; // load  $\mu'$ 
3 wire mem_ex_ades; // store  $\mu'$ 
4 assign mem_ex_adel = MEM_valid && inst_load && ls_word &&
   (dm_addr[1:0] != 2'b00);
5 assign mem_ex_ades = MEM_valid && inst_store && ls_word &&
   (dm_addr[1:0] != 2'b00);
```

'| .^o

- .1 $\text{MEM}^{\frac{1}{4}} \P^{\frac{1}{4}} \mu^2 \gg \P \square \mu^2 \gg I00 f \circ f \rightarrow \text{mem_ex_adel} \gg \text{mem_ex_ades} f$
- .2. $\frac{1}{2} \ll dm_addr f \circ \square f \gg \P^{\frac{1}{4}} \text{WB}^{\frac{1}{2}} \mu' \pm$
- .3 $\text{WB}^{\frac{1}{4}} \P \tilde{a} \rightarrow \square I4 f'' \text{AdEL} f \circ \gg 5 f'' \text{AdES} f \circ$
4. $\text{CP0} \pm f' \text{ EPC} f''' f \circ f \rightarrow \text{BADVADDR} f'' f \circ f \rightarrow \text{EXL}=1 f \rightarrow \mu^{\frac{1}{2}} \square f$

.5

6. '| EPC += 4£-ERET · µ» £

7.4 $\ddot{\Psi}$

1/4 aºCP0 ?

Listing 19: ¶

```
1 // cp0.v
2 assign count_eq_compare = (count == compare);
3 assign c0_int = !(cause_ip[7:0] & status_im[7:0]) & status_ie &
    !status_exl;
```

1

1. CP0 $\frac{1}{4}$ COUNT == COMPARE \neg TI \pm j \neg
 2. $\frac{1}{4}$ IE=1, IM[7]=1, EXL=0 \neg j \neg
 3. 得 c0_int z \neg s \neg
 4. WB $\frac{1}{4}$ \neg a \neg \square I0E \neg \neg j \neg
 5. CP0 \pm EPC \neg \pm \neg E \neg EXL=1 \neg p $\frac{1}{2}$ \square \neg

.6

7. 1 COMPARE TI £¬ERET · µ» £

8 CP0^{1/4}J

8.1 MTC0 CP0^{1/4} \hat{J}

MTC0 CP0^{1/4}J

Listing 20: MTC0

```
//          ž  
wire mtc0_wr; // MTC0      " u   □   □  
assign mtc0_wr = mtc0 && wb_valid && !ex_valid_i; //  □ ² »  
  
assign status_wen = mtc0_wr && sel_status;
```

```

6 assign cause_wen      = mtc0_wr && sel_cause;
7 assign epc_wen        = mtc0_wr && sel_epc;
8 assign count_wen     = mtc0_wr && sel_count;
9 assign compare_wen   = mtc0_wr && sel_compare;
10 assign badvaddr_wen = mtc0_wr && sel_badvaddr;
11
12 //           " "
13 if (status_wen) begin
14     status <= (status & ~STATUS_WMASK) | (wdata & STATUS_WMASK);
15 end

```

- $\square \cdot c \rightarrow \frac{1}{2} CP0^{1/4} \hat{J} \quad !ex_valid_i \hat{C} \hat{O} \hat{J}$
- $\square WMASK \hat{C} \hat{O} \hat{J}$
- $STATUS^o CAUSE^{1/4} \hat{J} \quad i \cdot i \hat{C} \hat{J}$

8.2 MFC0 ¶ CP0^{1/4} \hat{J}

MFC0 CP0^{1/4} \hat{J}

Listing 21: MFC0

```

1 // MFC0¶
2 assign cp0r_rdata = sel_status ? status :
3                         sel_cause ? cause :
4                         sel_epc ? epc :
5                         sel_count ? count :
6                         sel_compare ? compare :
7                         sel_badvaddr? badvaddr : 32'd0;

```

- $\rightarrow \frac{3}{4} CP0^{1/4} \hat{J} \quad \hat{C} "cp0r_addr \hat{C} \hat{O} \quad \mu l \hat{J}$
- $\P \frac{3}{4} ^1 cp0r_rdata \rightarrow \frac{1}{2} \hat{J}$

9

9.1 cancel ž

cancel z

Listing 22: cancel \bar{z} 3

```
1 | assign cancel = (ex_valid_i | eret | c0_int) && wb_over;
```

- $\mu \pm \square \Rightarrow \text{ERET} \cdot c \quad f \vdash$ 3
 - cancel \dot{z} WB $\frac{1}{4}\P$ $f \vdash_{\text{wb overf}} c^3$

9.2 exc validº exc pc Ÿ

exc valid^o exc pc z □ o£

Listing 23: \square \dot{z} 3

```
1 assign exc_valid = (ex_valid_i | eret | c0_int) && wb_valid;
2 assign exc_pc   = eret ? epc : `EXC_ENTER_ADDR;
```

- `exc_valid` $\square \neg \exists i \text{ such that } \dots$
 - `exc_pc` $L \pm \text{RET} \rightarrow EPC \square \mu^{1/2} \square \dots$

10 □ ' |

$\pm \frac{3}{4} \text{ } \frac{1}{2}$ $\square \text{ } \begin{matrix} 1 \\ | \end{matrix} \text{ } + \frac{1}{2} + \cdots$ \mathbb{C}^2 $\cdot \mu \text{ } \frac{3}{4}$ 213 輸

10.1 □ 1

213 '£ 酗

10.2 2

£ 213 酮

11

±¾ µ MIPS 旳 CPU CP0 □ '| µ →° (xº

- CP0 \hat{g}_i 1º
 - 6, CP0¼J ½ "STATUS|CAUSE|EPC|BADVADDR|COUNT|COMPARE" ©
 - □ ü '|
 - 4 □ "SYSCALL|BREAK|AdEL/AdES|¶" ©
 - U¹¼º zW«µ
 - CP0¼J "MTC0/MFC0" ©
 - z
- , MIPS¹¼¹¹ 旳 ¬ š µ □ '| ³-I š iµ □ '| o£