Advanced SoC Lab-fsic_sim

111061545 陳揚哲

Show the code that you use to program configuration address ['h3000_5000].
 There are multiple steps in every task: First, it will reset the system.
 Second, the system is initialized. Third, it enables the RX and TX side in system.

From the step which is enable the RX and TX side in system, we can find out the how the system programs the specific address.

Therefore, I add new task changing the target address to ['h3000_5000].

```
localparam CS_BASE=32'h3000_5000;
```

2. Explain why "By programming configuration address ['h3000_5000], signal user_prj_sel[4:0] will change accordingly"? (Hint: trace code in config_ctrl.v) From these code, we change the user_prj_sel[4:0] signal if (address[11:0] == 12'h000 && axi_wstrb[0] ==1). In the case, the program data would be the user_prj_sel signal.

3. Briefly describe how you do FIR initialization (tap parameter, length) from SOC side (Test#1).

I use the soc_up_cfg_read and soc_up_cfg_write task to perform FIR initialization, since these tasks are programming the address base of 32'h3000_0000. First, I will check idle signal, then program the data length and taps coefficient and read back.

4. Briefly describe how you do FIR initialization (tap parameter, length) from FPGA side (Test#2).

Similar to test#1, I use the fpga_axilite_read_req and fpga_axilite_write_req task to perform FIR initialization, since these tasks are programming the address base of 28'h0000_0000. First, I will check idle signal, then program the data length and taps coefficient and read back.

```
task FIR_test2;
   //read the address 3000_0000, and wait the idle signal = 1
   fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0000);
   while (soc_to_fpga_axilite_read_cpl_captured[2] == 0)   begin
        fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0000)
   end

   //write the data length
   fpga_axilite_write_req(28'h010, 4'b1111,32'd64);
   //write the taps coefficient
   for(idx=0;idx<11;idx=idx+1)  begin
        fpga_axilite_write_req(28'h020+idx*4, 4'b1111,coef[idx]);
   end

   //read the data length
   fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0010);
   //read the taps coefficient
   for(idx=0;idx<11;idx=idx+1)  begin
        fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0020 + idx*4);
   end

   //write the ap_start signal
   fpga_axilite_write_req(28'h0,4'b1111,32'd1);
endtask</pre>
```

5. Briefly describe how you feed in X data from FPGA side.

In order to feed in the X data, I modify the code of test002_fpga_axis_req, which is the test of axis. I only need to change the test002_fpga_axis_req, rather than the task it used. The task fpga_axis_req will config fpga_as signal (AXIS-Switch).

```
task FIR X;
   reg [31:0] data;
    ifdef USER PROJECT SIDEBAND SUPPORT
   reg [pUSER_PROJECT_SIDEBAND_WIDTH-1:0]upsb;
       $display("input X data of FIR start");
       @ (posedge fpga_coreclk);
       fpga as is tready <= 1;
       for(i=0;i<64;i=i+1) begin
           data = i;
           $display("index = %d, data = %d", i, data);
           sof = (i==0);
           eol = (i==63);
            ifdef USER PROJECT SIDEBAND SUPPORT
               upsb = {eol,sof};
               fpga axis req(data, TID DN UP, 0, upsb);
               fpga axis req(data, TID DN UP, 0);
            endif
       $display($time, "=> input X data of FIR done");
```

```
ifdef USER PROJECT SIDEBAND SUPPORT
    fpga_as_is_tupsb <= tupsb;
fpga_as_is_tstrb <= tstrb;
fpga_as_is_tkeep <= tkeep;
fpga_as_is_tlast <= tlast;
fpga_as_is_tdata <= tdata;
                                   //for axis write data
 ifdef USER PROJECT SIDEBAND SUPPORT
    $strobe($time, "=> fpga_axis_req send data, fpga_as_is_tupsb = %b, fpga_as_is_tstrb = %b,
fpga_as_is_tid <= tid;
fpga_as_is_tuser <= TUSER_AXIS;
fpga_as_is_tvalid <= 1;</pre>
 ifdef USER_PROJECT_SIDEBAND_SUPPORT
     soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {tupsb, tstrb, tkeep, tlast</pre>
    //soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {tstrb, tkeep, tlast, tda
soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {tstrb, tkeep, tlast, exp_d
soc_to_fpga_axis_expect_count <= soc_to_fpga_axis_expect_count+1;</pre>
@ (posedge fpga_coreclk);
while (fpga_is_as_tready == 0) begin
                                                    // wait util fpga is as tready == 1 then change dat
         @ (posedge fpga coreclk);
fpga as is tvalid <= 0;
```

6. Briefly describe how you get output Y data in testbench, and how to do comparison with golden values.


I read back the output data Y by following code, which is the original code I didn't do any change. These code will read out and save the output in soc to fpga axis captured[soc to fpga axis captured count][31:0].

7. Screenshot simulation results printed on screen, to show that your Test#1 Test#2 complete successfully


Test#1:




Test#2



- 8. Screenshot simulation waveform:
 - Configuration cycle (when we program ['h3000_5000] = 32'h01, signal user prj sel changes accordingly)




AXI-Lite transaction cycles (feed in tap parameters, data_length)
 Write the data length and tap parameters
 From SOC side:





From FPGA side:




Read back the data length and tap parameters

From SOC side:



From FPGA side:



• Stream-in, Stream-out

There are several threads like the waveform below, until stream-in data reach 64.



The stream-out waveform shows the FIR will need several cycle to load new data and reset the previous output data.

