

Advanced SoC Lab-fsic_sim

111061545 陳揚哲

1. Show the code that you use to program configuration address ['h3000_5000].

There are multiple steps in every task: First, it will reset the system. Second, the system is initialized. Third, it enables the RX and TX side in system.

```
task test002; //test002 fpga_axis_req
//input [7:0] compare_data;

begin
  for (i=0;i<CoreClkPhaseLoop;i=i+1) begin
    $display("test002: fpga_axis_req - loop %02d", i);
    fork
      soc_apply_reset(40+i*10, 40); //change coreclk phase in soc
      fpga_apply_reset(40,40); //fix coreclk phase in fpga
    join
    #40;

    test001_up_soc_cfg; //config again because of soc_apply_reset()

    fpga_as_to_is_init();
    Ubuntu, last month * update fsic-sim
    //soc_cc_is_enable=1;
    fpga_cc_is_enable=1;

    soc_is_cfg_write(0, 4'b0001, 1); //ioserdes rxen
    fpga_cfg_write(0,1,1,0);
  join
    $display($time, "=> soc rxen_ctl=1");
    $display($time, "=> fpga rxen_ctl=1");

    #400;
    fork
      soc_is_cfg_write(0, 4'b0001, 3); //ioserdes txen
      fpga_cfg_write(0,3,1,0);
    join
    $display($time, "=> soc txen_ctl=1");
    $display($time, "=> fpga txen_ctl=1");
  end
end
```

From the step which is enable the RX and TX side in system, we can find out the how the system programs the specific address.

```
task soc_is_cfg_write;
input [11:0] offset; //4K range
input [3:0] sel;
input [31:0] data;

begin
  @(posedge soc_coreclk);
  wbs_adr <= IS_BASE;
  wbs_adr[11:2] <= offset[11:2]; //only provide DW address

  wbs_wdata <= data;
  wbs_sel <= sel;
  wbs_cyc <= 1'b1;
  wbs_stb <= 1'b1;
  wbs_we <= 1'b1;

  @(posedge soc_coreclk);
  while(wbs_ack==0) begin
    @(posedge soc_coreclk);
  end

  $display($time, "=> soc_is_cfg_write : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel,
  end
endtask
```

Therefore, I add new task changing the target address to ['h3000_5000].

```
localparam CS_BASE=32'h3000_5000;
```

```

task soc_select;
    input [11:0] offset;      //4K range
    input [3:0] sel;
    input [31:0] data;

    begin
        @(posedge soc_coreclk);
        wbs_adr <= CS_BASE;
        wbs_adr[11:2] <= offset[11:2]; //only provide DW address

        wbs_wdata <= data;
        wbs_sel <= sel;
        wbs_cyc <= 1'b1;
        wbs_stb <= 1'b1;
        wbs_we <= 1'b1;

        @(posedge soc_coreclk);
        while(wbs_ack==0) begin
            @(posedge soc_coreclk);
        end

        $display($time, "=> soc is cfg write : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel,
    end
endtask

```

2. Explain why “By programming configuration address [‘h3000_5000], signal user_prj_sel[4:0] will change accordingly”? (Hint: trace code in config_ctrl.v)

From these code, we change the user_prj_sel[4:0] signal if (address[11:0] == 12'h000 && axi_wstrb[0] == 1). In the case, the program data would be the user_prj_sel signal.

```

////////////////////////////////////
// Always for AXI-Lite CC Slave response //
////////////////////////////////////
always @ ( posedge axi_clk or negedge axi_reset_n )
begin
    if ( ! axi_reset_n ) begin
        user_prj_sel_o <= 5'b0;      Ubuntu, last month • update fsic-sim
    end else begin
        if ( cc_axi_awvalid && cc_axi_wvalid ) begin
            if ( axi_awaddr[11:0] == 12'h000 && (axi_wstrb[0] == 1) ) begin //offset 0
                user_prj_sel_o <= axi_wdata[4:0];
            end
            else begin
                user_prj_sel_o <= user_prj_sel_o;
            end
        end
    end
end
endmodule

```

3. Briefly describe how you do FIR initialization (tap parameter, length) from SOC side (Test#1).

I use the soc_up_cfg_read and soc_up_cfg_write task to perform FIR initialization, since these tasks are programming the address base of 32'h3000_0000. First, I will check idle signal, then program the data length and taps coefficient and read back.

```

task FIR_test1;

    //read the address 3000 0000, and wait the idle signal = 1
    soc_up_cfg_read(12'h0,4'b1111);
    while (cfg_read_data_captured[2] == 0) begin      You, 4 minutes ago • Uncommitted changes
        soc_up_cfg_read(12'h0,4'b1111);
    end

    //write the data length
    soc_up_cfg_write(12'h010,4'b1111,32'd64);
    //write the taps coefficient
    for(idx=0;idx<11;idx=idx+1) begin
        soc_up_cfg_write(12'h020+idx*4,4'b1111,coef[idx]);
    end

    //read the data length
    soc_up_cfg_read(12'h010,4'b1111);
    //read the taps coefficient
    for(idx=0;idx<11;idx=idx+1) begin
        soc_up_cfg_read(12'h020+idx*4,4'b1111);
    end

    //write the ap_start signal
    soc_up_cfg_write(12'h0,4'b1111,32'd1);
endtask

```

4. Briefly describe how you do FIR initialization (tap parameter, length) from FPGA side (Test#2).

Similar to test#1, I use the `fpga_axilite_read_req` and `fpga_axilite_write_req` task to perform FIR initialization, since these tasks are programming the address base of `28'h0000_0000`. First, I will check idle signal, then program the data length and taps coefficient and read back.

```
task FIR_test2;
    //read the address 3000_0000, and wait the idle signal = 1
    fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0000);
    while (soc_to_fpga_axilite_read_cpl_captured[2] == 0) begin
        fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0000)
    end

    //write the data length
    fpga_axilite_write_req(28'h010, 4'b1111, 32'd64);
    //write the taps coefficient
    for(idx=0; idx<11; idx=idx+1) begin
        fpga_axilite_write_req(28'h020+idx*4, 4'b1111, coef[idx]);
    end

    //read the data length
    fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0010);
    //read the taps coefficient
    for(idx=0; idx<11; idx=idx+1) begin
        fpga_axilite_read_req(FPGA_to_SOC_UP_BASE + 32'h0000_0020 + idx*4);
    end

    //write the ap start signal
    fpga_axilite_write_req(28'h0, 4'b1111, 32'd1);
endtask
```

5. Briefly describe how you feed in X data from FPGA side.

In order to feed in the X data, I modify the code of `test002_fpga_axis_req`, which is the test of axis. I only need to change the `test002_fpga_axis_req`, rather than the task it used. The task `fpga_axis_req` will config `fpga_as` signal (AXIS-Switch).

```
task FIR_X;
    reg [31:0] data;
    `ifdef USER_PROJECT_SIDEHAND_SUPPORT
    reg [pUSER_PROJECT_SIDEHAND_WIDTH-1:0] upsb;
    `endif
    begin
        $display("input X data of FIR start");
        @ (posedge fpga_coreclk);
        fpga_as_is_tready <= 1;

        for(i=0; i<64; i=i+1) begin
            data = i;
            $display("index = %d, data = %d", i, data);
            sof = (i==0);
            eol = (i==63);
            `ifdef USER_PROJECT_SIDEHAND_SUPPORT
                upsb = {eol, sof};
                fpga_axis_req(data, TID_DN_UP, 0, upsb);
            `else
                fpga_axis_req(data, TID_DN_UP, 0);
            `endif
        end

        $display($time, "=> input X data of FIR done");
    end
endtask
```

```

end
`ifdef USER_PROJECT_SIDEHAND_SUPPORT
    fpga_as_is_tupsb <= tupsb;
`endif
fpga_as_is_tstrb <= tstrb;
fpga_as_is_tkeep <= tkeep;
fpga_as_is_tlast <= tlast;
fpga_as_is_tdata <= tdata; //for axis write data
`ifdef USER_PROJECT_SIDEHAND_SUPPORT
    $strobe($time, "=> fpga_axis_req send data, fpga_as_is_tupsb = %b, fpga_as_is_tstrb = %b, f
    else
    $strobe($time, "=> fpga_axis_req send data, fpga_as_is_tstrb = %b, fpga_as_is_tkeep = %b, f
`endif

fpga_as_is_tid <= tid; //set target
fpga_as_is_tuser <= TUSER_AXIS; //for axis req
fpga_as_is_tvalid <= 1;
`ifdef USER_PROJECT_SIDEHAND_SUPPORT
    //soc to fpga_axis_expect_value[soc to fpga_axis_expect_count] <= {tupsb, tstrb, tkeep, tla
    soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {tupsb, tstrb, tkeep, tlast
`else
    //soc to fpga_axis_expect_value[soc to fpga_axis_expect_count] <= {tstrb, tkeep, tlast, tda
    soc_to_fpga_axis_expect_value[soc_to_fpga_axis_expect_count] <= {tstrb, tkeep, tlast, exp_d
`endif
soc_to_fpga_axis_expect_count <= soc_to_fpga_axis_expect_count+1;

@(posedge fpga_coreclk);
while (fpga_is_as_tready == 0) begin // wait until fpga_is_as_tready == 1 then change dat
    @ (posedge fpga_coreclk);
end
fpga_as_is_tvalid <= 0;

end
Ubuntu, last month * update fsic-sim

```

- Briefly describe how you get output Y data in testbench, and how to do comparison with golden values.

I read back the output data Y by following code, which is the original code I didn't do any change. These code will read out and save the output in soc_to_fpga_axis_captured[soc_to_fpga_axis_captured_count][31:0].

```

initial begin //get upstream soc to fpga_axis - for loop back test
    soc_to_fpga_axis_captured_count = 0;
    soc_to_fpga_axis_event_triggered = 0;
    while (1) begin
        @(posedge fpga_coreclk);
        `ifdef USER_PROJECT_SIDEHAND_SUPPORT
            if (fpga_is_as_tvalid == 1 && fpga_is_as_tid == TID_UP_UP && fpga_is_as_tuser == TUSER_AXIS)
                $display($time, "=> get soc to fpga_axis be : soc_to_fpga_axis_captured_count=%d, soc_
                soc_to_fpga_axis_captured[soc_to_fpga_axis_captured_count] = {fpga_is_as_tupsb, fpga_is
                $display($time, "=> get soc to fpga_axis af : soc_to_fpga_axis_captured_count=%d, soc_
                soc_to_fpga_axis_captured_count = soc_to_fpga_axis_captured_count+1;
            end
            if ( (soc_to_fpga_axis_captured_count == fpga_axis_test_length) && !soc_to_fpga_axis_event_
                $display($time, "=> soc to fpga_axis_captured : send soc_to_fpga_axis_event");
                #0 -> soc_to_fpga_axis_event;
                soc_to_fpga_axis_event_triggered = 1;
            end
        `else
            if (fpga_is_as_tvalid == 1 && fpga_is_as_tid == TID_UP_UP && fpga_is_as_tuser == TUSER_AXIS)
                $display($time, "=> get soc to fpga_axis be : soc_to_fpga_axis_captured_count=%d, soc_
                soc_to_fpga_axis_captured[soc_to_fpga_axis_captured_count] = {fpga_is_as_tstrb, fpga_is
                $display($time, "=> get soc to fpga_axis af : soc_to_fpga_axis_captured_count=%d, soc_
                soc_to_fpga_axis_captured_count = soc_to_fpga_axis_captured_count+1;
            end
            if ( (soc_to_fpga_axis_captured_count == fpga_axis_test_length) && !soc_to_fpga_axis_event_
                $display($time, "=> soc to fpga_axis_captured : send soc_to_fpga_axis_event");
                #0 -> soc_to_fpga_axis_event;
                soc_to_fpga_axis_event_triggered = 1;
            end
        `endif
    end
end

if (soc_to_fpga_axis_captured_count != fpga_axis_test_length)
    soc_to_fpga_axis_event_triggered = 0;

end
end

```


Test#1:

Test#2

8. Screenshot simulation waveform:

- The figure displays a timing diagram with two panes. The left pane, labeled 'Signals', shows two signals: 'wbs adr[31:0]=00000000' and 'wbs wdata[31:0]=00000000'. The right pane, labeled 'Waves', shows a digital signal with two time markers, 1 us and 2 us. The signal has a high period of 30003000 and a low period of 30005000. The data bus shows 00000000 and 00000001.

- Write the data length and tap parameters

From SOC side:



