
DSPIC HW4

111061545 陳揚哲


- 1. Please design an 7x5 **Baugh-Wooley** multiplier based on Wallace-tree carry-save-addition (CSA) architecture.
 - (a) Derive the long multiplication chart of an 7x5 **Baugh-Wooley** multiplier (similar to Page 29 and 34 of Chapter 9).


As the figure below. We only need to care about bit 0 to bit 11 (total 12 bits).



(b) Plot architecture of the 7x5 Wallace-Tree multiplier (similar to Page 35 of Chapter 9) based on full adder and half adder.

(b.) Wallace-Tree 7x5





(c) Simulate the architecture by coding the 7x5 **Baugh-Wooley** multiplier in RTL Verilog HDL language. (Please use more than 20 sets of inputs to verify your design. Four combinations of negative and positive signs must all be included.)

I use total 3780 dataset in my simulation, which a is from 1 to 2^5-1, b is from 1 to 2^7-1. From the simulation log, all the test result is correct. Here is part of simulation waveform, we can find out all result is correct in xsim.log.

Time								22200 ns		
A[4:0]	-14									
B[6:0]	-57	X-56	X-55	-54	(-53	(-52	(-51	(-50	(-49	(-48
golden[11:0]	798	784	770	756	742	728	714	700	686	672
P[11:0]	798	784	770	756	742	728	714	700	686	672

- 2. Please design a low-pass digital FIR filter with the following target specifications
 - (a) Design a low-pass digital FIR filter with the smallest number of floating-point coefficients using C/C++ program. You can use Matlab tool functions to calculate the filter coefficients.

$$20 \cdot \log(\delta_s) < -40 \text{dB}$$
 stopband attenuation (-40 dB)

 $f_p = 1.5$ kHz passband edge frequency

 $F_s = 8 \text{kHz}$ sampling frequency

 $\Delta f = 0.5 \text{kHz}$ transition width of the filter


(i) List the floating-point coefficients of the digital FIR filter.

To find the coefficients of the FIR filter, we should specify what type of the FIR we want to apply. Here, I choose Kaiser window function to design our FIR filter. From the specification above, we specify the

parameter needed for designing FIR filter. Fs = 8000 Hz, Passband Edge frequency 1500 Hz, Transition Width = 500 Hz, delta = 0.01 (to make Attenuation = -40dB). We can design the filter, and the coefficients are listed.

```
hh =
 Columns 1 through 11
  -0.0010
            -0.0036
                                           0.0032
                                                     -0.0088
                                                               -0.0093
                                                                          0.0090
                                                                                    0.0184
                                                                                             -0.0047
                                                                                                       -0.0297
 Columns 12 through 22
  -0.0071
             0.0417
                       0.0316
                                -0.0524
                                          -0.0848
                                                     0.0598
                                                               0.3108
                                                                          0.4375
                                                                                    0.3108
                                                                                              0.0598
                                                                                                       -0.0848
 Columns 23 through 33
              0.0316
                                                                0.0184
                                                                          0.0090
                                                                                   -0.0093
                                                                                                        0.0032
 Columns 34 through 37
   0.0065
             0.0000 -0.0036 -0.0010
```


(ii) Plot the frequency response of the digital FIR filter and the frequency mask of the target filter specifications (using Matlab).




- (b) Fixed-point simulation: determine the word-length of input signals and filter coefficients of this low-pass digital FIR filter using C/C++ program.
 - (i) Randomly generate test patterns of floating-point signed real-value signals with average power of 1. Please use enough number of test patterns to perform the target FIR processing. Please analyze the output signal spectral and verify that the output signals are filtered by the target filter specifications. You can plot the spectrum of the input signal spectrum/output signal spectrum along with the target filter specifications of frequency response in a figure.

To generate our test patterns, I use random function in C++. I randomly generate 1024 signals ranging from -500 to 499. If we want to let the average power of the signal equal to 1, we should sum up the average power of each signal and divide by numbers of data. We can express it in mathematic function **average power** = $\frac{\sum_{n} x^{2}}{n}$. After that, we only need


let each of the original signals divided by roots of the average power. We save this signal and plot the input spectrum in Matlab. Then, we perform the FIR in C++. I create an array to simulate the shift register behavior. By doing so, we can easily perform FIR calculation. After calculation, we analyze the output signal spectral and verify that the output signals are filtered by the target filter. (passband edge = $0.375\,\pi$, stopband edge = $0.5\,\pi$ in normalized frequency)






(ii) Perform the fixed-point simulations based on the output SNR metric. Plot the figure of output SNR versus input word length and the figure of output SNR versus word-length of the multiplier-and-accumulator (MAC) to determine the word-length of the digital FIR filter.


Before we perform the experiment to choose the input word length and MAC word length. Since our calculation is based on double data type in C++, this is very precise calculation. Therefore, it's hard to find the saturation in our experiment. We need to use very large input word length to reach the saturation point. In input word length vs SNR, we assume MAC word length = 64.



However, in our experiment, we add the Gaussian noise (as channel noise) to input signal for noise resource, the result SNR will increase until saturation. The noise magnitude is about $\frac{1}{100}$ of the original signal.




Thus, I add the noise about $\frac{1}{100}$ magnitude of the input signal. Once we add the noise and perform the input word length test and MAC word length test, we can get the ideal saturation curve. To find the ideal word length, I gradually increase the input word length from 1 to 64, while fix MAC word length = 64. Compare the floating point result to fixed point result, we can plot the curve as below. From this curve, we choose the input word length = 14.




Then, to find the MAC word length, we fix the input word length = 14, gradually increase MAC word length. However, since the input word length is fix as 14. Too large MAC word length won't take effect.

Therefore, we only change the MAC word length from 10 to 29.



Compare the floating point result to fixed point result, we choose the MAC word length = 20.


After we choose the input word length = 14, output word length = 20. We can compare the result of floating point and fixed point. The result shows that fixed point and floating point has similar effect.



- (c) Design this low-pass digital FIR filter by using Verilog HDL according to word-length determined in the fixed-point simulations. You can use the Xilinx Vivado or ISE software to design and synthesize the HDL code with arbitrary FPGA device. (You can also use an available and legally licensed standard cell library to simulate the corresponding results to FPGA.)
 - (i) Simulate your Verilog HDL code with the same input pattern in the fixed-point simulation. Compare the output results of the fixed-point program and Verilog HDL simulations. (output waveforms)

We use quantized coefficient and quantized input signal to generate output. We can compare the Verilog result and the C++ result, to see

whether our design is reasonable. We retrieve part of waveform, we can find out the output signal is equal to the golden data. To watch all of the output signal, the simulation log (xsim.log) has total 1024 results, all of them are equal to golden data.



(ii) List the circuit speed and FPGA resource numbers of your digital Filter design. Please provide synthesis and implementation reports of your design synthesis and implementation reports of your design from the tools.

Resource usage:

Name ^1	Slice LUTs	Slice Registers	DSPs	Bonded IOB	BUFGCTRL
	(53200)	(106400)	(220)	(125)	(32)
N fir	313	518	35	36	1

+	+-		+		+	+	+	+
Site Type	İ	Used	İ	Fixed	Prohibited	Available	į	Util%
1 01' TIM-+	+.	212	+		+	£2200	+	0.50
I Slice LUTs*	ı	313	ı	U	1 0	53200	ı	0.591
I LUT as Logic	1	313	ı	0	1 0	53200	I	0.591
LUT as Memory	1	0	1	0	1 0	17400	1	0.00 1
I Slice Registers	1	518	I	0	1 0	1 106400	1	0.491
I Register as Flip Flop	1	518	ı	0	1 0	1 106400	1	0.49 1
l Register as Latch	1	0	Ī	0	0	1 106400	1	0.00 1
I F7 Muxes	1	0	1	0	0	1 26600	1	0.00 1
I F8 Muxes	1	0	1	0	1 0	1 13300	I	0.00
+	+-		+		+	+	+	+

2. Memory

+		-+		+		+		+	+	
İ	Site Type	İ	Used	İ	Fixed	İ	Prohibited	Ì	Available Util%	
+		+		+		+		+	+	
Ì	Block RAM Tile	İ	0	Ì	0	I	0	I	140 0.00	
I	RAMB36/FIFO*	1	0	I	0	1	0	1	140 I 0.00 I	
I	RAMB18	I	0	I	0	١	0	I	280 0.00	

^{*} Note: Each Block RAM Tile only has one FIFO logic available and therefore

3. DSP

I Site Type	İ	Used	i	Fixed	i	Prohibited	Available Util%
DSPs DSP48E1 only	İ	35	İ	0			220 15.91
+	+.		+		+		++

4. IO and GT Specific

+	+	+	+	+	++
Site Type	l Used	Fixed	Prohibited	I Available	I Util% I
+	+	+	+	+	++
I Bonded IOB	36	1 0	0	125	1 28.80 1
I Bonded IPADs	1 0	0	0	1 2	1 0.00 1
I Bonded IOPADs	1 0	1 0	0	130	1 0.00 1
I PHY CONTROL	1 0	1 0	0	1 4	1 0.00 1
I PHASER REF	1 0	1 0	0	1 4	1 0.00 1
I OUT FIFO	1 0	1 0	0	1 16	1 0.00 1
I IN FIFO	1 0	1 0	0	16	1 0.00 1
I IDELAYCTRL	1 0	1 0	0	1 4	1 0.00 1
I IBUFDS	1 0	0	0	121	1 0.00 1
I PHASER OUT/PHASER OUT PHY	1 0	0	0	16	1 0.00 1
I PHASER IN/PHASER IN PHY	0	1 0	0	16	1 0.00 1
I IDELAYE2/IDELAYE2 FINEDELAY	1 0	1 0	0	1 200	1 0.00 1
I ILOGIC	0	1 0	0	1 125	1 0.00 1
I OLOGIC	0	0	0	1 125	1 0.00 1
+	+	+		+	++

Clocking

+	+		+	+	++
I Site Type	Used	Fixed	l Prohibited	l Available	l Util% i
I BUFGCTRL	+ 1	0	i 0	32	3.13
I BUFIO	0	0	1 0	16	1 0.00 1
I MMCME2 ADV	0	0	1 0	1 4	1 0.00 1
I PLLE2 ADV	0	0	1 0	1 4	1 0.00 1
I BUFMRCE	0	0	1 0	1 8	1 0.00 1
I BUFHCE	0	0	1 0	72	1 0.00 1
I BUFR	0	0	1 0	16	1 0.00 1
+	+	+	+	+	++

Clock (10 ns and 5 ns):

Since the MAC is synthesis as DSP in the FPGA, and the speed of DSP on the FPGA is very high. Therefore, the maximum delay path isn't the calculation, but the shift register. We can find out this situation in the timing reports.

A. Clock = 10 ns

etup		Hold		Pulse Width
Worst Negative Slack (WNS):	8.731 ns	Worst Hold Slack (WHS):	0.152 ns	Worst Pulse Width Slack (WPWS):
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (T
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:
Total Number of Endpoints:	504	Total Number of Endpoints:	504	Total Number of Endpoints:

Pulse Width

Worst Pulse Width Slack (WPWS):

2.00

0.152 ns

Hold

Worst Hold Slack (WHS):

B. Clock = 5 ns

Worst Negative Slack (WNS): 3.731 ns

Setup

```
Total Negative Slack (TNS): 0.000 ns
                                                                                                                 Total Hold Slack (THS):
                                                                                                                                                                                  0.000 ns
                                                                                                                                                                                                                           Total Pulse Width Negative Slack (TPWS): 0.000
         Number of Failing Endpoints: 0
                                                                                                                Number of Failing Endpoints: 0
                                                                                                                                                                                                                          Number of Failing Endpoints:
                                                                                                                                                                                                                                                                                                                           0
          Total Number of Endpoints: 504
                                                                                                           Total Number of Endpoints: 504
                                                                                                                                                                                                                          Total Number of Endpoints:
                                                                                                                                                                                                                                                                                                                            519
  All user specified timing constraints are met.
Max Delay Paths
                                                                  3.731ns (required time - arrival time)
inputbuffer reg[9][13]/C
(rising edge-triggered cell FDCE clocked by clk {rise@0.000ns fall@2.500ns period=5.000ns})
inputbuffer reg[10][13]/D
(rising edge-triggered cell FDCE clocked by clk {rise@0.000ns fall@2.500ns period=5.000ns})
clk
Setup (Max at Slow Process Corner)
5.000ns (clk rise@5.000ns - clk rise@0.000ns)
0.869ns (logic 0.478ns (55.006%) route 0.391ns (44.994%))
0
-0.145ns (DCD - SCD + CPR)
ay (DCD): 2.128ns = (7.128 - 5.000)
(SCD): 2.456ns
al (CPR): 0.184ns
0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
(TSJ): 0.071ns
(TIJ): 0.000ns
(DJ): 0.000ns
(DJ): 0.000ns
(PE): 0.000ns
Slack (MET) :
Source:
     Destination:
   Path Group: (rising Path Type: Setup (Mc Requirement: 5.000ns Data Path Delay: 0.869ns Logic Levels: 0.145ns Destriantion Clock Delay (DCD): Source Clock Delay (DCD): Source Clock Delay (DCR): Clock Uncertainty: 0.035ns Total System Jitter (TSJ): Total Input Jitter (TJ): Discrete Jitter (DJ): Phase Error (PE):
```

Power:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.181 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 27.1°C

Thermal Margin: 57.9°C (4.9 W)
Effective θJA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Launch Power Constraint Advisor to find and fix

invalid switching activity



Schematic:

RTL Schematic:

Confidence level:



Synthesis Schematic:

