SOC Design

LAB 1 - 111061545 陳揚哲

Brief introduction about the overall system

In lab 1, we get the pre-code of the multiplication. Before implementation, we add the C++ source code and header file to Vitis and the test file to testbench. In first step, we should set the top function for export RTL (IP). In lab 1, we don't need to set up the directives since using #pargma. Then, we can start simulation and synthesis. After synthesis, we can start Cosimulation. In this step, we can see the waveform. Finally, we can use vivado to connect the ZYNQ and our multiplication IP. We have to generate the wrapper and bitstream for PYNQ access the design.

What is observed & learned

In this lab, we understand the basic HLS flow, use top function for export RTL. Generate the wrapper for PYNQ access the design. It's necessary to wrapped in Python package for Jupyter operate based on overlay.

Screen Dump

Performance:


Utilization:

== Utilization Est									
* Summary:	++	+			++				
Name	BRAM_18KI	DSP I	FF	LUT	URAMI				
IDSP Expression FIFO	- - -	- i - l - l	-	- -	- - -				
DSP Expression FIFO Instance Memory Multiplexer Register Total	0 - -	31 -1 -1	309	282	- - -				
Total	1 -1 ++ 1 01	- I 3 I	400	307	1 -1 ++ 1 01				
t Available	++ I 2801	2201	106400	53200	++ I 01				
+	++	+			++				
Utilization (%)	++	+			++				
+ Detail: * Instance:									
4			Modula			DCD!	+	+-	IID
Insta	nce I		Module			DSP1	+	+-	UK.
control_s_axi mul_32s_32s_3	_U 2_2_1_U1	mul_32	l_s_ax1 ls_32s_32	2_1	01	31	1651	501	
Total	 +			 +	01	31	3091	2821	
* DSP: N/A									
* Memory: N/A									
* FIFO: N/A									
* Expression: N/A									
* Multiplexer:									
Name LUT	+ I Input Si	zel Bi	ts Tota	l Bitsl					
Name L01 Lap_NS_fsm 25 Total 25	+ 	51	11	51					
Total 1 25	+	51	11	+ 51					
+	+	+	+	+					
* Register:									
l Name	i FF i	LUT	Bitsl Co	nst Bits	s I				
tap_CS_fsm mul_ln10_reg_69 n32In1_read_reg_ n32In2_read_reg_+	1 321 64 1 321 59 1 321	01 01 01 01	41 321 321 321	((((-+))))				
+ITotal	1 1001	01	1001		-+)				
+	+	+-	+		+				

Interface:

======================================													
* Summary:													
I RTL Ports	D:	Dital	Dantanal	Course Object	C Tuna								
RIL POTTS	l Dir l	Bitsl	Protocol I	Source Object!	C Type								
le evi control AWVALID	in l	11	o oril		nointar!								
Is_axi_control_AWVALID	l inl	11	s_axil	controll	pointer								
Is_axi_control_AWREADY	out		s_axil	controll	pointer								
Is_axi_control_AWADDR	inl	61	s_axil	control	pointer								
ls_axi_control_WVALID	inl	11	s_axil	control	pointer								
s_axi_control_WREADY	out	11	s_axi	controll	pointer								
s_axi_control_WDATA	l in	321	s_axil	control	pointer								
ls_axi_control_WSTRB	l in	41	s_axil	control	pointer								
ls_axi_control_ARVALID	l in	11	s_axil	control	pointer								
ls_axi_control_ARREADY	out	11	s_axi	control	pointer								
ls_axi_control_ARADDR	l in	61	s_axi	control	pointer								
ls_axi_control_RVALID	out	11	s_axi	control	pointer								
ls_axi_control_RREADY	l in l	11	s_axil	controll	pointer								
ls_axi_control_RDATA	l out l	321	s_axi	controll	pointer								
Is axi control RRESP	l out l	21	s_axil	controll	pointer								
Is axi control BVALID	l out l	11	s axil	control	pointer								
Is axi control BREADY	l in l	11	s axil	controll	pointer								
Is_axi_control_BRESP	outl	21	s axil	controll	pointerl								
lap clk	l inl	11	ap ctrl hsl	multip_2numl	return valuel								
lap rst n	l in l	11	ap ctrl hsl	multip 2numl	return valuel								
lap start	i ini	îί	ap ctrl hsl	multip_2numl	return valuel								
lap done	outl	îi	ap ctrl hsl	multip 2numl	return valuel								
lap_idle	outl	îi	ap ctrl hsl	multip 2numl	return valuel								
lap_ready	outl	îi	ap_ctrl_hsl	multip_2numl	return valuel								
+	++	+	+	+	+								

Cosimulation waveform:



Jupyter Notebook execution results: