

SOC Design

LAB 2 – 111061545 陳揚哲

● Brief introduction about the overall system

In lab 2, most procedures are same as lab1. Before implementation, we add the C++ source code and header file to Vitis and the test file to testbench. In first step, we should set the top function for export RTL (IP). In lab 2, we use two ways to set up directives (using #pragma and use .tcl file). Then, we can start simulation and synthesis. After synthesis, we can start Cosimulation. In this step, we can see the waveform. Finally, we can use vivado to connect the ZYNQ and our IP. In lab 2, we perform two kind of interface, AXI-master and stream. We need to assign the AXI HP0 interface for PL access the memory. Further, in stream interface, we need to add two DMA for data path (reading and writing). After connection, we have to generate the wrapper and bitstream for PYNQ access the design.

● What is observed & learned

In this lab, we need to use AXI HP0 interface for memory access. Understand the differences of AXI-master and stream, set up the DMA for stream port for data path.

● Screen Dump

FIRN11MAXI

Performance :

```
=====
== Performance Estimates
=====
+ Timing:
  * Summary:
  +-----+-----+-----+-----+
  | Clock | Target | Estimated | Uncertainty |
  +-----+-----+-----+-----+
  | lap_clk | 10.00 ns | 7.300 ns | 2.70 ns |
  +-----+-----+-----+-----+

+ Latency:
  * Summary:
  +-----+-----+-----+-----+-----+-----+
  | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
  | min | max | min | max | min | max | Type |
  +-----+-----+-----+-----+-----+-----+
  | ? | ? | ? | ? | ? | ? | no |
  +-----+-----+-----+-----+-----+-----+

+ Detail:
  * Instance:
  +-----+-----+-----+-----+-----+-----+
  | Instance | Module | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
  | min | max | min | max | min | max | Type |
  +-----+-----+-----+-----+-----+-----+
  | lgrp_fir_nll_maxi_Pipeline_XFER_LOOP_fu_242 | l_fir_nll_maxi_Pipeline_XFER_LOOP | ? | ? | ? | ? | ? | no |
  +-----+-----+-----+-----+-----+-----+

  * Loop:
  N/A
```

Utilization :

== Utilization Estimates

* Summary:

Name	BRAM_18K	DSP	FF	LUT	URAM
IDSP	-	-	-	-	-
Expression	-	-	0	40	-
FIFO	-	-	-	-	-
Instance	0	33	3806	2838	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	175	-
Register	-	-	650	-	-
Total	0	33	4456	3053	0
Available	280	220	106400	53200	0
Utilization (%)	0	15	4	5	0

+ Detail:

* Instance:

Instance	Module	BRAM_18K	DSP	FF	LUT	URAM
control_s_axi_U	control_s_axi	0	0	294	436	0
lgrp_fir_nll_maxi_Pipeline_XFER_LOOP_fu_242	lgrp_fir_nll_maxi_Pipeline_XFER_LOOP	0	33	2794	1084	0
lgmem_m_axi_U	lgmem_m_axi	0	0	718	1318	0
Total		0	33	3806	2838	0

* DSP:

N/A

* Memory:

N/A

* FIFO:

N/A

* Expression:

Variable Name	Operation	DSP	FF	LUT	Bitwidth P0	Bitwidth P1
ladd_ln16_fu_289_p2	+	0	0	40	33	2
Total		0	0	40	33	2

* Multiplexer:

Name	LUT	Input Size	Bits	Total Bits
lan32Coef_address0	65	12	4	48
lap_NS_fsm	65	15	1	15
lgmem_ARVALID	9	2	1	2
lgmem_AWVALID	9	2	1	2
lgmem_BREADY	9	2	1	2
lgmem_RREADY	9	2	1	2
lgmem_WVALID	9	2	1	2
Total	175	37	10	73

* Register:

Name	FF	LUT	Bits	Const Bits
lan32Coef_load_10_reg_446	32	0	32	0
lan32Coef_load_1_reg_340	32	0	32	0
lan32Coef_load_2_reg_350	32	0	32	0
lan32Coef_load_3_reg_360	32	0	32	0
lan32Coef_load_4_reg_370	32	0	32	0
lan32Coef_load_5_reg_380	32	0	32	0
lan32Coef_load_6_reg_390	32	0	32	0
lan32Coef_load_7_reg_400	32	0	32	0
lan32Coef_load_8_reg_410	32	0	32	0
lan32Coef_load_9_reg_420	32	0	32	0
lan32Coef_load_reg_330	32	0	32	0
lap_CS_fsm	14	0	14	0
lgrp_fir_nll_maxi_Pipeline_XFER_LOOP_fu_242_ap_start_reg	1	0	1	0
lshr_ln16_cast_reg_440	31	0	31	0
lpn32HPInput_read_reg_435	64	0	64	0
lpn32HPOutput_read_reg_430	64	0	64	0
ltrunc_ln18_l_reg_451	62	0	62	0
ltrunc_ln30_l_reg_456	62	0	62	0
Total	650	0	650	0

Interface :


== Interface						
* Summary:						
RTL Ports	Dir	Bits	Protocol	Source Object	C Type	
s_axi_control_AWVALID	in	1	s_axi	control	array	
s_axi_control_AWREADY	out	1	s_axi	control	array	
s_axi_control_AWADDR	in	7	s_axi	control	array	
s_axi_control_WVALID	in	1	s_axi	control	array	
s_axi_control_WREADY	out	1	s_axi	control	array	
s_axi_control_WDATA	in	32	s_axi	control	array	
s_axi_control_WSTRB	in	4	s_axi	control	array	
s_axi_control_ARVALID	in	1	s_axi	control	array	
s_axi_control_ARREADY	out	1	s_axi	control	array	
s_axi_control_ARADDR	in	7	s_axi	control	array	
s_axi_control_RVALID	out	1	s_axi	control	array	
s_axi_control_RREADY	in	1	s_axi	control	array	
s_axi_control_RDATA	out	32	s_axi	control	array	
s_axi_control_RRESP	out	2	s_axi	control	array	
s_axi_control_BVALID	out	1	s_axi	control	array	
s_axi_control_BREADY	in	1	s_axi	control	array	
s_axi_control_BRESP	out	2	s_axi	control	array	
lap_clk	in	1	ap_ctrl_hs	fir_nll_maxi	return value	
lap_rst_n	in	1	ap_ctrl_hs	fir_nll_maxi	return value	
interrupt	out	1	ap_ctrl_hs	fir_nll_maxi	return value	
m_axi_gmem_AWVALID	out	1	m_axi	gmem	pointer	
m_axi_gmem_AWREADY	in	1	m_axi	gmem	pointer	
m_axi_gmem_AWADDR	out	64	m_axi	gmem	pointer	
m_axi_gmem_AWID	out	1	m_axi	gmem	pointer	
m_axi_gmem_AWLEN	out	8	m_axi	gmem	pointer	
m_axi_gmem_AWSIZE	out	3	m_axi	gmem	pointer	
m_axi_gmem_AWSIZE	out	3	m_axi	gmem	pointer	
m_axi_gmem_AWBURST	out	2	m_axi	gmem	pointer	
m_axi_gmem_AWLOCK	out	2	m_axi	gmem	pointer	
m_axi_gmem_AWCACHE	out	4	m_axi	gmem	pointer	
m_axi_gmem_AWPROT	out	3	m_axi	gmem	pointer	
m_axi_gmem_AWOOS	out	4	m_axi	gmem	pointer	
m_axi_gmem_AWREGION	out	4	m_axi	gmem	pointer	
m_axi_gmem_AWUSER	out	1	m_axi	gmem	pointer	
m_axi_gmem_WVALID	out	1	m_axi	gmem	pointer	
m_axi_gmem_WREADY	in	1	m_axi	gmem	pointer	
m_axi_gmem_WDATA	out	32	m_axi	gmem	pointer	
m_axi_gmem_WSTRB	out	4	m_axi	gmem	pointer	
m_axi_gmem_WLAST	out	1	m_axi	gmem	pointer	
m_axi_gmem_WID	out	1	m_axi	gmem	pointer	
m_axi_gmem_WUSER	out	1	m_axi	gmem	pointer	
m_axi_gmem_ARVALID	out	1	m_axi	gmem	pointer	
m_axi_gmem_ARREADY	in	1	m_axi	gmem	pointer	
m_axi_gmem_ARADDR	out	64	m_axi	gmem	pointer	
m_axi_gmem_ARID	out	1	m_axi	gmem	pointer	
m_axi_gmem_ARLEN	out	8	m_axi	gmem	pointer	
m_axi_gmem_ARSIZE	out	3	m_axi	gmem	pointer	
m_axi_gmem_ARBURST	out	2	m_axi	gmem	pointer	
m_axi_gmem_ARLOCK	out	2	m_axi	gmem	pointer	
m_axi_gmem_ARCACHE	out	4	m_axi	gmem	pointer	
m_axi_gmem_ARPROT	out	3	m_axi	gmem	pointer	
m_axi_gmem_AROOS	out	4	m_axi	gmem	pointer	
m_axi_gmem_ARREGION	out	4	m_axi	gmem	pointer	
m_axi_gmem_ARUSER	out	1	m_axi	gmem	pointer	
m_axi_gmem_RVALID	in	1	m_axi	gmem	pointer	
m_axi_gmem_RREADY	out	1	m_axi	gmem	pointer	
m_axi_gmem_RDATA	in	32	m_axi	gmem	pointer	
m_axi_gmem_RLAST	in	1	m_axi	gmem	pointer	
m_axi_gmem_RID	in	1	m_axi	gmem	pointer	
m_axi_gmem_RUSER	in	1	m_axi	gmem	pointer	
m_axi_gmem_RRESP	in	2	m_axi	gmem	pointer	
m_axi_gmem_BVALID	in	1	m_axi	gmem	pointer	
m_axi_gmem_BREADY	out	1	m_axi	gmem	pointer	
m_axi_gmem_BRESP	in	2	m_axi	gmem	pointer	
m_axi_gmem_BID	in	1	m_axi	gmem	pointer	
m_axi_gmem_BUSER	in	1	m_axi	gmem	pointer	

Cosimulation waveform :



Jupyter Notebook execution results :

```
Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
Kernel execution time: 0.0005736351013183594 s
```



```
=====
Exit process
```

FIRN11Stream

Performance :

```

== Performance Estimates
+ Timing:
  * Summary:
    +-----+-----+-----+-----+
    | Clock | Target | Estimated | Uncertainty |
    +-----+-----+-----+-----+
    | lap_clk | 10.00 ns | 6.923 ns | 2.70 ns |
    +-----+-----+-----+-----+
+ Latency:
  * Summary:
    +-----+-----+-----+-----+
    | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
    | min | max | min | max | min | max | Type |
    +-----+-----+-----+-----+
    | ? | ? | ? | ? | ? | ? | ? | no |
    +-----+-----+-----+-----+
+ Detail:
  * Instance:
    +-----+-----+-----+-----+-----+-----+-----+-----+
    | Instance | Module | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
    | | | min | max | min | max | min | max | Type |
    +-----+-----+-----+-----+-----+-----+-----+
    | lgrp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112 | lfir_n11_strm_Pipeline_XFER_LOOP | ? | ? | ? | ? | ? | ? | ? | no |
    +-----+-----+-----+-----+-----+-----+-----+
  * Loop:
    N/A

```

Utilization :

```

== Utilization Estimates
=====
* Summary:
+-----+-----+-----+-----+-----+-----+
| Name | BRAM_18K | DSP | FF | LUT | URAM |
+-----+-----+-----+-----+-----+-----+
| DSP | - | - | - | - | - |
| Expression | - | - | 0 | 42 | - |
| FIFO | - | - | - | - | - |
| Instance | 0 | 33 | 2988 | 1333 | - |
| Memory | - | - | - | - | - |
| Multiplexer | - | - | - | 34 | - |
| Register | - | - | 36 | - | - |
+-----+-----+-----+-----+-----+-----+
| Total | 0 | 33 | 3024 | 1409 | 0 |
+-----+-----+-----+-----+-----+-----+
| Available | 280 | 220 | 106400 | 53200 | 0 |
+-----+-----+-----+-----+-----+-----+
| Utilization (%) | 0 | 15 | 2 | 2 | 0 |
+-----+-----+-----+-----+-----+-----+

+ Detail:
* Instance:
+-----+-----+-----+-----+-----+-----+
| Instance | Module | BRAM_18K | DSP | FF | LUT | URAM |
+-----+-----+-----+-----+-----+-----+
| control_s_axi_U | control_s_axi | 0 | 0 | 154 | 180 | 0 |
| grp_fir_nll_strm_Pipeline_XFER_LOOP_fu_112 | fir_nll_strm_Pipeline_XFER_LOOP | 0 | 33 | 2834 | 1153 | 0 |
+-----+-----+-----+-----+-----+-----+
| Total | | 0 | 33 | 2988 | 1333 | 0 |
+-----+-----+-----+-----+-----+-----+

* DSP:
N/A

* Memory:
N/A

* FIFO:
N/A

```

* Expression:									
	Variable Name	Operation	DSP	FF	LUT	Bitwidth	P0	Bitwidth	P1
	lret_V_fu_171_p2	+	01	01	40	33		2	
	lgrp_fir_nll_strm_Pipeline_XFER_LOOP_fu_112_pstrmOutput_TREADY	and	01	01	2	1		1	
	Total		1	01	01	42	34		3

* Multiplexer:									
	Name	LUT	Input Size	Bits	Total Bits				
	lap_NS_fsm	25	5	11	51				
	lpstrmInput_TREADY_int_regslice	9	2	11	21				
	Total	34	7	21	71				

* Register:									
	Name	FF	LUT	Bits	Const Bits				
	lap_CS_fsm	4	01	4	01				
	lgrp_fir_nll_strm_Pipeline_XFER_LOOP_fu_112_ap_start_reg	1	01	1	01				
	ltmp_reg_187	31	01	31	01				
	Total	36	01	36	01				

Interface :


== Interface									
* Summary:									
RTL Ports	Dir	Bits	Protocol	Source Object	C Type				
ls_axi_control_AWVALID	in	1	s_axi	control	array				
ls_axi_control_AWREADY	out	1	s_axi	control	array				
ls_axi_control_AWADDR	in	7	s_axi	control	array				
ls_axi_control_WVALID	in	1	s_axi	control	array				
ls_axi_control_WREADY	out	1	s_axi	control	array				
ls_axi_control_WDATA	in	32	s_axi	control	array				
ls_axi_control_WSTRB	in	4	s_axi	control	array				
ls_axi_control_ARVALID	in	1	s_axi	control	array				
ls_axi_control_ARREADY	out	1	s_axi	control	array				
ls_axi_control_ARADDR	in	7	s_axi	control	array				
ls_axi_control_RVALID	out	1	s_axi	control	array				
ls_axi_control_RREADY	in	1	s_axi	control	array				
ls_axi_control_RDATA	out	32	s_axi	control	array				
ls_axi_control_RRESP	out	2	s_axi	control	array				
ls_axi_control_BVALID	out	1	s_axi	control	array				
ls_axi_control_BREADY	in	1	s_axi	control	array				
ls_axi_control_BRESP	out	2	s_axi	control	array				
lap_clk	in	1	ap_ctrl_hs	fir_nll_strm	return value				
lap_rst_n	in	1	ap_ctrl_hs	fir_nll_strm	return value				
linterrupt	out	1	ap_ctrl_hs	fir_nll_strm	return value				
lpstrmInput_TDATA	in	32	axis	pstrmInput_V_data_V	pointer				
lpstrmInput_TVALID	in	1	axis	pstrmInput_V_dest_V	pointer				
lpstrmInput_TREADY	out	1	axis	pstrmInput_V_dest_V	pointer				
lpstrmInput_TDEST	in	1	axis	pstrmInput_V_dest_V	pointer				
lpstrmInput_TKEEP	in	4	axis	pstrmInput_V_keep_V	pointer				
lpstrmInput_TSTRB	in	4	axis	pstrmInput_V_strb_V	pointer				
lpstrmInput_TUSER	in	1	axis	pstrmInput_V_user_V	pointer				
lpstrmInput_TLAST	in	1	axis	pstrmInput_V_last_V	pointer				
lpstrmInput_TID	in	1	axis	pstrmInput_V_id_V	pointer				
lpstrmOutput_TDATA	out	32	axis	pstrmOutput_V_data_V	pointer				
lpstrmOutput_TVALID	out	1	axis	pstrmOutput_V_dest_V	pointer				
lpstrmOutput_TREADY	in	1	axis	pstrmOutput_V_dest_V	pointer				
lpstrmOutput_TDEST	out	1	axis	pstrmOutput_V_dest_V	pointer				
lpstrmOutput_TKEEP	out	4	axis	pstrmOutput_V_keep_V	pointer				
lpstrmOutput_TSTRB	out	4	axis	pstrmOutput_V_strb_V	pointer				
lpstrmOutput_TUSER	out	1	axis	pstrmOutput_V_user_V	pointer				
lpstrmOutput_TLAST	out	1	axis	pstrmOutput_V_last_V	pointer				
lpstrmOutput_TID	out	1	axis	pstrmOutput_V_id_V	pointer				

Cosimulation waveform :



Jupyter Notebook execution results :

```
Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py
System argument(s): 3
Start of /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
Kernel execution time: 0.0017826557159423828 s
```



Exit process