# 同济大学计算机系

# 数字逻辑课程实验报告




学	号	2154312
姓	名	
专	业	计算机科学与技术
授课	老师	

## 一、实验内容


- (1)基本门电路实验:采用结构型、数据流型以及行为描述三种基本描述方式设计与、或、非基本门电路;
  - (2) 三态门实验: 建立三态门电路;
  - (3) 数据扩展实验:将输入的数据符号扩展或0扩展为32位。

## 二、硬件逻辑图

(1) 基本门电路实验:



(2) 三态门实验:



### 三、模块建模

(1) 基本门电路实验:

iA、iB 为模块输入,oAnd、oOr、oNot 为模块输出。oAnd、oOr、oNot 分别为 A 与 B、A 或 B 以及非 B 的结果。以下是 Verilog 代码:

a) 结构型描述

```
module logic_gates_1(iA,iB,oAnd,oOr,oNot);
    input iA, iB;
    output oAnd,oOr,oNot;
    and and_inst(oAnd, iA,iB);
    or or_inst(oOr, iA,iB);
    not not_inst(oNot, iA);
endmodule
```

b) 数据流型描述

```
module logic_gates_2(iA,iB,oAnd,oOr,oNot);
    input iA, iB;
    output oAnd,oOr,oNot;
    assign oAnd = iA & iB;
    assign oOr = iA | iB;
    assign oNot = ~iA;
endmodule
```

c) 行为描述

```
module logic_gates_3(iA,iB,oAnd,oOr,oNot);
  input iA, iB;
  output oAnd,oOr,oNot;
  reg oAnd, oOr, oNot;
  always @ (*)
  begin
```

```
oAnd = iA & iB;
oOr = iA | iB;
oNot = ~ iA;
end
endmodule
```

(2) 三态门实验: iA、iEna 为三态门电路的两个输入,其中 iEna 是控制信号; oTri 是三态门的输出。Verilog 代码如下:

```
module three_state_gates(iA,iEna,oTri);
  input iA;
  input iEna;
  output oTri;
  assign oTri = (iEna==1)? iA:'bz;
endmodule
```

(3) 数据扩展实验:模块输入为 a 与 sext, 其中 a 表示一个有 WIDTH 位的数, sext 为 1 时为符号扩展, 否则作 0 扩展;输出 b 是扩展后的 32 位数。以下是本小题 Verilog 代码:

```
module extend #(parameter WIDTH = 16)(
    input [WIDTH-1:0] a,
    input sext, //sext 有效时为符号扩展, 否则为 0 扩展
    output [31:0] b
    );
    assign b=sext? {{(32-WIDTH){a[WIDTH-1]}},a} :
{{(32-WIDTH){1'b0}},a};
endmodule
```

### 四、测试模块建模

(1) 基本门电路实验:

```
timescale 1ns/1ns
                                 begin
                                     iB = 0;
module logic_gates_tb;
   reg iA;
                                     #40 iB = 0;
   reg iB;
                                     #40 iB = 1;
                                     #40 iB = 1;
   wire oAnd;
   wire oOr;
                                     #40 iB = 0;
   wire oNot;
                                 end
   initial
                                 logic_gates_1
                                 logic_gates_inst(
   begin
                                     .iA(iA),
       iA = 0;
       #40 iA = 1;
                                     .iB(iB),
                                     .oAnd(oAnd),
       #40 iA = 0;
       #40 iA = 1;
                                     .oOr(oOr),
       #40 iA = 0;
                                     .oNot(oNot)
   end
                                    );
   initial
                              endmodule
```

#### (2) 三态门实验:

```
`timescale 1ns/1ns
                                 iA = 0;
module
                                 #40 iA = 1;
                                 #40 iA = 0;
three_state_gates_tb;
                                     #40 iA = 1;
    reg iA;
    reg iEna;
                                 end
    wire oTriState;
                                 initial
   three_state_gates uut (
                                 begin
   .iA(iA),
                                     iEna = 1;
   .iEna(iEna),
                                     #20 iEna = 0;
   .oTri(oTriState)
                                     #40 iEna= 1;
   );
                                     #20 iEna = 0;
   initial
                                 end
                             endmodule
   begin
```

#### (3) 数据扩展实验:


```
`timescale 1ns/1ns
  module extend_tb;
  reg [15:0] a;
  reg sext;
  wire [31:0] b;
  // Instantiate the Unit Under Test (UUT)
  extend uut (.a(a),.sext(sext),.b(b));
```


```
initial
    begin
      // Initialize Inputs
       a = 0;
       sext = 0;
      // Wait 100 ns for global reset to finish
       // Add stimulus here
       sext = 1;
       a = 16'h0000;
       #100;
      sext = 0;
       a = 16'h8000;
       #100;
       sext = 1;
       a = 16'h8000;
       #100;
       sext = 0;
      a = 16'hffff;
       #100;
      sext = 1;
      a = 16'hffff;
       #100;
    end
endmodule
```

### 五、实验结果


(1)基本门电路实验:采用结构型、数据流型以及行为描述三种基本描述 方式设计与、或、非基本门电路;

a) logism 逻辑验证图






#### b) modelsim 仿真波形图




#### c) 下板实验结果图







#### (2) 三态门实验:


#### a) logism 逻辑验证图




#### b) modelsim 仿真波形图










打开 J15,接下 M17, H17 亮起



### (3) 数据扩展实验:

a) modelism 波形仿真图

<b>1</b>	¥ 10 € ΩC			IRRES RES		8-8-96-4   1 G	4111111
	11	100 P	Chando de de de se se se				
e- //extend_tb/a	16'hffff 1'h1	16h0000	[ 16]H8000		16hffff		
/extend_tb/sext /extend_tb/b /glbi/GSR	32hmmm 1h0	32h0000000	32500008000	32'hffff8000	32hoooffff	32'h#####	