In this homework we have five project options. You only need to pick one of them and finish it completely using full-custom approach. Your report must at least include circuit, layout, pre-layout and post-layout simulation results, LVS result, and DRC result. Also you may add I/O pads to your circuit core and run off-line DRC.

Project 1: Design and implement an 4 × 4 Booth's array multiplier (Slide 12-59) studied in the class.

Project 2: Design and implement an 8-bit synchronous binary counter.


Project 3: Design and Implement an в-оп сату-поокапеаd adder. —個 8 bit 的二元計數器。

Project 4: Design and implement an 8-bit carry-skip adder.


Project 5: Design and implement the non-restoring array divider (Slides 12-63 and 12-64) studied in the class.

2-64) studied


此次作業選擇 project 2:實作




初步設計:透過 8 個 JK 正反 器搭配 AND 來實現計數器。




透過 D 型正反器來實現 JK 正反器。



實作:



JK 正反器-schemetic。



將 JK 正反器設定成 symbol 方便後續設計計數器。



JK 正反器功能測試

Truth Table

CLK	J	K	Q n+1	
↑	0	0	Q n	
↑	0	1	0	
↑	1	0	1	
↑	1	1	Q n'	



SP 檔(無測

delay)

JK layout

MM7 net183 CLK vddi vddi pmos l=180n w=2u m=1
MM8 net177 net181 vddi vddi pmos l=180n w=2u m=1
MM9 net177 net181 vddi vddi pmos l=180n w=2u m=1
MM9 net177 net181 vddi vddi pmos l=180n w=2u m=1
MM12 net181 net183 vddi vddi pmos l=180n w=2u m=1
MM13 net181 net177 vddi vddi pmos l=180n w=2u m=1
MM14 net181 CLK vdd! vddi pmos l=180n w=2u m=1
MM20 Q net181 vdd! vddi pmos l=180n w=2u m=1
MM21 Q net277 vddi vddi pmos l=180n w=2u m=1
MM21 net277 vddi vddi pmos l=180n w=2u m=1
MM22 net277 vddi vddi pmos l=180n w=2u m=1
MM23 net277 net181 vddi vddi pmos l=180n w=2u m=1
MM40 net185 net187 vddi vddi pmos l=180n w=2u m=1
MM40 net187 net187 vddi vddi pmos l=180n w=2u m=1
MM1 net167 net187 vddi vddi pmos l=180n w=2u m=1
MM1 net167 net187 vddi vddi pmos l=180n w=2u m=1
MM2 net27 net184 vddi vddi pmos l=180n w=2u m=1
MM1 net167 net187 vddi vddi pmos l=180n w=2u m=1
MM18 net2157 net1825 vddi vddi pmos l=180n w=2u m=1
MM20 net257 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1
MM30 net255 set227 vddi vddi pmos l=180n w=2u m=1

2.0

2.0

0.0

2.0

1.0 3

0.0

2.0

1.0 3

0.0

2.0

 $\langle \chi \rangle$ 1.0 0.0

Open ▼ 🖭


<u>§</u> 1.0-


.lib "PTM180.l" cmos XJKFF CLK J K 0 RST JKFF vdd vdd! 0 1.8 vss vss! 0 0 VCLK CLK 0 pulse(1.8 0 10n 0.5n 0.5n 4.9n 10n) VJ J 0 pulse(1.8 0 10n 0.5n 0.5n 9.9n 20n) VK 6 pulse(1.8 0 10n 0.1n 0.1n 19.9n 40n) VRST RST 0 PWL(0n 0v 10n 1.8v) trans 1ps 100ns

.probe tran V(CLK) V(J) V(K) V(RST) V(Q) .option post=2 .end

碅 - 60 - 20

DRC:全為 density 問題(忽略)





DIVIT . COLTDIC . OD


JKFF.lvs.report.ext

JKFF.pex.sp

JKFF.pex.sp.JKFF.pxi


JKFF.pex.sp.pex


PEX:檔案如圖





AND 如同右圖(之前作業有透過 NAND 練習),一樣透過創立 symbol 的方式,方便後續呼叫(AND 並沒有額外測試 DRC、LVS 等)。


波形圖如下




















```
bit8_syn_binary_counter.calibre.db
                                           PEX:檔案如圖
bit8_syn_binary_counter.lvs.report.ext
bit8 syn binary counter.pex.ic0
bit8 syn binary counter.pex.lis
bit8_syn_binary_counter.pex.mt0
bit8_syn_binary_counter.pex.pa0
bit8_syn_binary_counter.pex.sp
bit8_syn_binary_counter.pex.sp.BIT8_SYN_BINARY_COUNTER.pxi
bit8 syn binary counter.pex.sp.pex
bit8_syn_binary_counter.pex.st0
|bit8_syn_binary_counter.pex.tr0
```

```
Open ▼ д
mX125/X17/M0 N 78 X125/X17/M0 d N CLK X125/X17/M0 g N VDD! X125/X17/M0 s
 + N VDD! X71/M0 b pmos L=1.8e-07 W=2e-06 AD=9.6e-13 AS=5.4e-13 PD=4.96e-06
+ PS=2.54e-06 NRD=0.24 NRS=0.135
+ PS=2.54e-06 NKU=0.24 NKS=0.155
mX125/X17/M1 n 78 X125/X17/M1 d N.89 X125/X17/M1 g N.VDD! X125/X17/M1 s
+ N. VDD! X71/M0 b pmos L=1.8e-07 W=2e-06 AD=5.4e-13 AS=9.6e-13 PD=2.54e-06
+ PS=4.96e-06 NRD=0.135 NRS=0.24
mX125/X17/M2 n VDD! X125/X17/M2 d N 92 X125/X17/M2 g N.78 X125/X17/M2 s
+ N_VDD! X71/M0_b pmos L=1.8e-07 W=2e-06 AD=5.4e-13 AS=5.4e-13 PD=2.54e-06
+ PS=2.54e-06 NRD=0.135 NRS=0.135
MX125/X18/M0 N 74_X125/X18/M0 d N RST_X125/X18/M0 g N_VDD!_X125/X18/M0_s
+ N_VDD!_X71/M0 b pmos L=1.8e-07 W=2e-06 AD=9.6e-13 AS=5.4e-13 PD=4.96e-06
+ PS=2.54e-06 NRD=0.24 NRS=0.135
mX125/X18/M1 N 74 X125/X18/M1 d N 78 X125/X18/M1 g N VDD! X125/X18/M1 s + N_VDD!_X71/M0_b pmos L=1.8e-07 W=2e-06 AD=5.4e-13 AS=9.6e-13 PD=2.54e-06
+ PS=4.96e-06 NRD=0.135 NRS=0.24
mX125/X18/M2 N VDD! X125/X18/M2 d N Q3 X125/X18/M2 g N 74 X125/X18/M2 s
+ N_VDD! X71/M0 b pmos L=1.8e-07 W=2e-06 AD=5.4e-13 AS=5.4e-13 PD=2.54e-06
+ PS=2.54e-06 NRD=0.135 NRS=0.135
 .include "bit8_syn_binary_counter.pex.sp.BIT8_SYN_BINARY_COUNTER.pxi"
                                                                                                                 SP 檔(無測
 .ends
                                                                                                                 delay)
 .lib "PTM180.l" cmos
xbit8_syn_binary_counter VDD! Q0 Q6 Q4 Q2 RST CLK Q1 Q7 Q5 Q3 VSS! bit8_syn_binary_counter
vdd vdd! 0 1.8
vss vss! 0 0
VCLK CLK 0 pulse (0 1.8 0 0.1n 0.1n 0.3n 1n)
VRST RST 0 PWL(0n 0v 5n 1.8v)
 trans 1ps 200ns.
 probe tran V(CLK) V(RST) V(Q0) V(Q1) V(Q2) V(Q3) V(Q4) V(Q5) V(Q6) V(Q7)
 option post=2
 . end
```

*bit8_syn_binary_counter.pex.sp

