An Introduction to Computing with a Simple Machine

Adapted, with permission from materials developed by:

Dr. Mike Feely, UBC

The CPU

- Supports a set of simple instructions
 - Each instruction would be implemented using logic gates
 - The fewer and the simpler the better
- For example, our CPU should be able to add
 - We need an instruction that does something like: c=a+b
 - a,b and c are the values (the data) in memory
 - The instructions necessary to perform c=a+b (the program) are encoded as a set of bits in memory
 - What do you think are the necessary part of the instruction?
 - Name of the operation and where a, b and c are
 - the instruction might look something like this (in hex):


Op code for add	Address of a	Address of b	Address of c
01	0x00001000	0x00001004	0x00001008

The need for efficiency

- Accessing memory is slow relative to CPU execution
 - ~1/100 cycles
 - Avoid memory access when possible
- Big instructions are costly
 - Memory addresses are big, making instructions that access them big too
 - CPU can cache instructions
 - If enough are cached, CPU will rarely wait for an instruction from memory
 - The smaller the instructions, the more fit in cache
- What would you suggest to mitigate this problem with this large instruction size?

Op code for add	Address of a	Address of b	Address of c
01	0x00001000	0x00001004	0x00001008

Recall our architecture:



- Registers hold data the size of an address (32 bits/4 bytes)
- Fast access (roughly single cycle access)
- Have instructions (add, etc), except load and store, operate on data that is already in registers
- We can encode addresses for 8 registers with one hexadecimal digit (4 bits)

We can go from this...

To this...

Or even this (a=a+b)...

op code for add	Address of a	Address of b	Address of c
01	0x00001000	0x00001004	0x00001008
01	0x0	0x1	0x2
01	0x0	0x1	


Instruction Set Architecture (ISA)

- The interface to the processor
 - How to instruct the processor
- Types of instructions
 - Math (add, and, or, not...)
 - Memory access (load, store)
 - Control transfer (gotos)
- Instruction format
 - An opcode + operands (operation + input)
- Assembly language
 - Higher level representation of machine code

RTL – Register Transfer Language

- Transferring
 - memory to registers,
 - register to register,
 - register to memory
- Can't transfer
 - Memory to memory
 - Constant values directly to memory
- RTL == pseudocode
 - not runnable
- Explain in English what you think the following RTL does:
 - r[0] ← 10
 - r[1] ← m[r[0]]
 - r[2] ← r[0] + r[1]

Convert the following program to RTL



Assume:

the address of a is 0x1000 the address of b is 0x2000

		Men	nory				
Addr	Value	Addr	Value	Addr	Value	Addr	Value
4 bytes	1 byte						
0x1000		0x2000		0x2010		0x2020	
0x1001		0x2001		0x2011		0x2021	
0x1002		0x2002		0x2012		0x2022	
0x1003		0x2003		0x2013		0x2023	
0x1004		0x2004		0x2014		0x2024	
0x1005		0x2005		0x2015		0x2025	
0x1006		0x2006		0x2016		0x2026	
0x1007		0x2007		0x2017		0x2027	
0x1008		0x2008		0x2018		0x2028	
0x1009		0x2009		0x2019		0x2029	
0x100a		0x200a		0x201a		0x202a	
0x100b		0x200b		0x201b		0x202b	
0x100c		0x200c		0x201c		0x202c	
0x100d		0x200d		0x201d		0x202d	
0x100e		0x200e		0x201e		0x202e	
0x100f		0x200f		0x201f		0x202f	

ASM Language Specification

Name	Semantics	Assembly	Machine
load immediate	r[d] ← v	ld \$v, rd	0d vvvvvvv
load base+offset	$r[d] \leftarrow m[(o=p*4)+r[s]]$	ld 0(rs), rd	1psd
load indexed	$r[d] \leftarrow m[r[s]+4*r[i]]$	ld (rs,ri,4), rd	2sid
store base+offset	$m[(o=p*4)+r[d]] \leftarrow r[s]$	st r s , 0(r d)	3spd
store indexed	$m[r[d]+4*r[i]] \leftarrow r[s]$	st rs, (rd, ri, 4)	4sdi
register move	r[d] ← r[s]	mov rs, rd	60sd
add	$r[d] \leftarrow r[d] + r[s]$	add rs, rd	61sd
and	$r[d] \leftarrow r[d] \& r[s]$	and rs, rd	62sd
inc	r[d] ← r[d] + 1	inc rd	63-d
inc address	$r[d] \leftarrow r[d] + 4$	inca rd	64-d
dec	r[d] ← r[d] - 1	dec rd	65-d
dec address	$r[d] \leftarrow r[d] - 4$	deca rd	66-d
not	r[d] ← ~ r[d]	not rd	67-d
shift left	r[d] ← r[d] << s	shl \$ s , rd	71.00
shift right	r[d] ← r[d] >> -s	shr \$ s , rd	71ss
halt	halt machine	halt	F0
пор	do nothing	nop	FF