# CSC 230 - Summer 2018 Introduction to Assembly Language

Bill Bird

Department of Computer Science University of Victoria

June 3, 2018

# A Simple Machine Language (1)

Opcode	Instruction
000	Stop execution
001	Add memory value to $R$
010	Subtract memory value from $R$
011	Load from memory into $R$
100	Store $R$ into memory
101	Set $R$ to argument value

Consider a CPU with 1 register called R and a main memory with 32 locations, numbered 0 through 31. Each memory location, and the register R, can store 8 bits (or 1 byte). As a result, 8 bits is the 'natural' size of numbers for this processor. We say that the processor has an 8-bit word size.

# A Simple Machine Language (2)

Opcode	Instruction
000	Stop execution
001	Add memory value to R
010	Subtract memory value from $R$
011	Load from memory into $R$
100	Store R into memory
101	Set $R$ to argument value

(Don't worry about knowing about this fictional architecture for exams; we will use AVR for everything after this example is over)

# A Simple Machine Language (3)

Opcode	Instruction
000	Stop execution
001	Add memory value to $R$
010	Subtract memory value from $R$
011	Load from memory into $R$
100	Store $R$ into memory
101	Set $R$ to argument value

The machine code instructions are each 8 bits long, with the first three bits specifying an **opcode**, which corresponds to an operation to perform. The remaining five bits specify an argument in binary (either a memory address or a constant).

# A Simple Machine Language (4)



Opcode 001 is 'Add memory value to R'. The argument 00101 is the binary representation of 5. This instruction therefore translates to 'Add the contents of memory location 5 to R'

## A Simple Machine Language (5)



Similarly, Opcode 100 is 'Store R into memory'. The argument 01100 is the binary representation of 12. This instruction therefore translates to 'Store the value in R into memory location 12'

## A Simple Machine Language (6)



The 5-bit argument can also be used as a constant value. For example, the opcode 101 simply stores the number specified by the argument into R. The instruction above would set R to 13.

# A Simple Machine Language (7)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101		1	0
10111010	R	2	0
10000010	K	3	0
01100101			-
00100010		4	0
		5	0
10000001		6	0
00000000			U

A **program** is simply a sequence of machine instructions. Observe that the machine instructions (even in this simple architecture) are not very easy for humans to decipher.

# A Simple Machine Language (8)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101		1	0
10111010	R	2	0
10000010	I,	3	0
01100101			
		4	0
00100010		5	0
10000001		6	0
00000000			U

To execute the program, the CPU executes the sequence of instructions in order.

# A Simple Machine Language (9)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101		1	0
10111010	R	2	0
10000010	IV.	3	0
01100101		4	0
00100010			Ů
10000001		5	0
		6	0
00000000			

In the case where the instructions comprising the program are stored in memory, a special register called the **program counter** (PC) is used to track the address of the current instruction.

# A Simple Machine Language (10)

Program	CPU M		Memory	
		Address	Contents	
10100011		0	0	
10000101	3	1	0	
10111010	D	2	0	
10000010	R	3	0	
01100101		4	0	
00100010		•	•	
10000001		5	0	
0000001		6	0	

The instruction 10100011 has the opcode 101 (Set R) and the argument  $00011 = (3)_{10}$ , so R is set to the value 3.

### A Simple Machine Language (11)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	3	1	0
10111010		2	0
10000010	R	3	0
01100101			
00100010		4	0
		5	3
10000001		6	0
00000000		0	U

The instruction 10000101 has the opcode 100 (Store R into memory) and the argument  $00101 = (5)_{10}$ , so the value in R is stored to address 5.

#### A Simple Machine Language (12)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	26	1	0
10111010	D	2	0
10000010	R	3	0
01100101		4	0
00100010			
10000001		5	3
00000001		6	0

The instruction 10111010 has the opcode 101 (Set R) and the argument  $11010 = (26)_{10}$ , so R is set to 26.

### A Simple Machine Language (13)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	26	1	0
10111010		2	26
10000010	R	3	0
01100101			
		4	0
00100010		5	3
10000001			•
00000000		6	0

The instruction 10000010 has the opcode 100 (Store R into memory) and the argument  $00010 = (2)_{10}$ , so the value in R is stored to address 2.

### A Simple Machine Language (14)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	3	1	0
10111010	R	2	26
10000010	Γ	3	0
01100101		4	0
00100010		5	3
10000001			0
00000000		6	0

The instruction 01100101 has the opcode 011 (Load from memory into R) and the argument  $00101 = (5)_{10}$ , so the value in memory address 5 is loaded into R.

### A Simple Machine Language (15)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	29	1	0
10111010	R	2	26
10000010	Γ	3	0
01100101		4	0
00100010		5	3
10000001			0
00000000		6	0

The instruction 00100010 has the opcode 001 (Add memory value to R) and the argument  $00010 = (2)_{10}$ , so the value in memory address 2 is added to R.

### A Simple Machine Language (16)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	29	1	29
10111010	R	2	26
10000010	П	3	0
01100101		4	0
00100010			3
10000001		5	9
00000000		6	0

The instruction 10000001 has the opcode 100 (Store R into memory) and the argument  $00001 = (1)_{10}$ , so the value in R is stored to address 1.

## A Simple Machine Language (17)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	29	1	29
10111010	R	2	26
10000010	ĸ	3	0
01100101			
00100010		4	0
		5	3
10000001		6	0
00000000			

The instruction 00000000 has the opcode 000 (Stop execution), so the program terminates.

### A Simple Machine Language (18)

Program	CPU	Memory	
		Address	Contents
10100011		0	0
10000101	29	1	29
10111010	R	2	26
10000010	IX	3	0
01100101			0
00100010		4	ŭ
		5	3
10000001		6	0
00000000			

The programming process for early computers was painstaking, since programmers had to work with cryptic machine code and keep track of the usage and purpose of each memory location.

### A Simple Machine Language (19)

Program	CPU	Memory	
		Address	Contents
SET 00011		0	0
STORE 00101	29	1	29
SET 11010		2	26
STORE 00010	R	3	0
LOAD 00101			
		4	0
ADD 00010		5	3
STORE 00001		6	0
STOP 00000		0	U

**Idea**: Instead of writing instructions as binary machine code, why not use a set of **mnemonics** to represent each opcode in human-readable terms?

## A Simple Machine Language (20)

Program	CPU	Memory	
		Address	Contents
SET 00011		0	0
STORE 00101	29	1	29
SET 11010		2	26
STORE 00010	R	3	0
LOAD 00101			, , , , , , , , , , , , , , , , , , ,
		4	0
ADD 00010		5	3
STORE 00001			0
		6	0
STOP 00000			

It is trivial to replace each mnemonic with its binary value, so writing instructions this way does not add any real complexity to the programming process.

## A Simple Machine Language (21)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE 5	29	1	29
SET 26	R	2	26
STORE 2	Γ	3	0
LOAD 5		4	0
ADD 2		5	3
STORE 1			
STOP 0		6	0

**Idea**: Instead of representing the argument values in binary, why not use decimal (or hexadecimal)?

## A Simple Machine Language (22)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE 5	29	1	29
SET 26	R	2	26
STORE 2	ĸ	3	0
LOAD 5		4	0
ADD 2			ŭ
STORE 1		5	3
STOP 0		6	0

Again, since it is easy to convert from decimal to binary, it is easy to convert this representation back to binary machine code if necessary.

## A Simple Machine Language (23)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE 5	29	1	29
SET 26	R	2	26
STORE 2	K	3	0
LOAD 5			
		4	0
ADD 2		5	3
STORE 1		6	0
STOP 0			U

One issue which may not be obvious with small programs like the one above relates to **memory management**. The programmer must keep track of each memory location that they use, and make sure they don't use a memory location for two conflicting purposes.

### A Simple Machine Language (24)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE Y	29	1 (Z)	29
SET 26		2 (X)	26
STORE X	R	3	0
LOAD Y			0
		4	0
ADD X		5 (Y)	3
STORE Z		6	0
STOP 0			U

**Idea**: Instead of using numbers to refer to memory locations, why not give each location a name?

## A Simple Machine Language (25)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE Y	29	1 (Z)	29
SET 26		2 (X)	26
STORE X	R	3	0
LOAD Y		_	
		4	0
ADD X		5 (Y)	3
STORE Z		6	0
STOP 0		U	U

As long as we keep track of which locations have which names, it is still easy to convert this representation back to binary.

## A Simple Machine Language (26)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE Y	29	1 (Z)	29
SET 26	R	2 (X)	26
STORE X	Κ	3	0
LOAD Y		4	0
ADD X			0
STORE Z		5 (Y)	3
		6	0
STOP 0			

Using mnemonics for opcodes, allowing decimal or hex to be used instead of binary, and allowing memory locations to be named makes it much easier to assemble computer programs from machine instructions.

## A Simple Machine Language (27)

Program	CPU	Memory	
		Address	Contents
SET 3		0	0
STORE Y	29	1 (Z)	29
SET 26		2 (X)	26
STORE X	R	3	0
LOAD Y			
ADD X		4	0
		5 (Y)	3
STORE Z		6	0
STOP 0		U	U

As a result, this representation is called **assembly language**. Since each processor might have a different set of instructions, the assembly language for each processor may be different.

## A Simple Machine Language (28)

CPU	M	lemory
	Address	Contents
	0	0
29	1 (Z)	29
D	2 (X)	26
IX	3	0
	1	0
		3
	( )	0
	6	0
		Address  0 1 (Z)  R 29 2 (X)

Assembly languages are usually not considered to be programming languages, since they are only a thin abstraction of the machine language. Specifically, it is possible to convert from assembly to binary machine code and vice versa.

## AVR Assembly Language (1)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
(0×0001)	dec	r1	r01	0x00		0x0201	0x00
(0×0002)	mov	r2, r0				0x0202	0x00
(0×0004)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1				0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0×000a)	nop	·, 11	C	N Z	V		

The AVR architecture supports an instruction set of about 130 instructions. Instructions take between zero and two operands, which are usually registers. Some instructions (ending with 'I') work with 'immediate' numerical operands.

## AVR Assembly Language (2)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
(0×0001)	dec	r1	r01	0x00		0x0201	0x00
(0×0002)	mov	r2, r0				0x0202	0x00
(0×0003)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	100	01100		0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0x000a)	nop	·, 11	C	N Z	V		

The ATmega2560 has 32 registers, labelled r0 through r31. Some instructions only work with a subset of registers. In particular, instructions taking immediate operands can only work with registers r16 through r31.

## AVR Assembly Language (3)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
(0×0001)	dec	r1	r01	0x00		0x0201	0x00
(0×0002)	mov	r2, r0				0x0202	0x00
(0×0003)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0005)	neg	r1	100	0.00		0x0205	0x00
(0x0007)	sts	0x202, r1	r04	0x00			
,		0x202, 11					
(0×000a)	nop		C	$N \mid Z \mid$	V		

Each instruction is encoded into a 16 or 32 bit binary representation and stored in **program memory**. Normally, the first instruction to execute is stored at address 0x0000 in program memory.

### AVR Assembly Language (4)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
(0×0001)	dec	r1	r01	0x00		0x0201	0x00
(0×0002)	mov	r2, r0				0x0202	0x00
(0×0003)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	100	01100		0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0x000a)	nop	VALUE, 11	C	N Z	V		

Each location in program memory stores a 16-bit value, so the entire inc r0 instruction (which is 16 bits in size) can fit into address 0x0000. Some instructions (like the sts instructions) require two consecutive slots in program memory.

## AVR Assembly Language (5)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
(0×0001)	dec	r1	r01	0x00		0x0201	0x00
(0×0002)	mov	r2, r0				0x0202	0x00
(0×0003)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	100	01100		0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0x000a)	nop	VALUE, 11	C	N Z	V		

A special register called the **program counter** (PC) is used to track the address of the next instruction to execute in program memory. In these slides, the next instruction will be indicated by green highlighting.

## AVR Assembly Language (6)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
(0×0001)	dec	r1	r01	0x00		0x0201	0x00
(0×0002)	mov	r2, r0				0x0202	0x00
(0×0003)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	200	01100		0x0205	0x00
(0×0007)	sts	0x202, r1	r04	0x00			
(0×000a)	nop	·, 11	C	N Z	V		

(To be clear: the highlighted line in the examples on these slides will always be the **next** instruction to run, not the instruction that was just run)

# AVR Assembly Language (7)

Program Memory		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x00		0x0200	0x00
,	dec	r1	r01	0x00		0x0201	0x00
(0×0002)			101	ONOU		0x0202	0x00
(0×0003)	mov sub	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sub	r2, r0 0x200, r1	r03	0x00		0x0204	0x00
(0×0005)		•	103	0.000		0x0205	0x00
(0×0007)	neg	r1	r04	0x00	l		
(0×0008)	sts	0x202, r1					
(0×000a)	nop		C	N Z	V		

General purpose storage is available in **data memory**, in which each address refers to an 8-bit value (unlike program memory which uses 16 bit per location). For reasons that will become clear later, the lowest general-purpose address in data memory is 0x200.

#### AVR Assembly Language (8)

Pro	<b>Program Memory</b>			Registers			Data Memory		
(0×0000)	inc	r0			]	Address	Contents		
(0×0001)	dec	r1	r00	0x01		0x0200	0x00		
(0×0001)	dec	r1	r01	0x00		0x0201	0x00		
,			101	01100		0x0202	0x00		
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00		
(0×0004)	sub	r2, r0					0x00		
(0×0005)	sts	0x200, r1	r03	0x00		0x0204			
(0×0007)	neg	r1	04	000		0x0205	0x00		
(8000×0)	sts	0x202, r1	r04	0x00					
(0x000a)	nop		C	N Z	V				

The inc instruction increments the specified register.

# AVR Assembly Language (9)

<b>Program Memory</b>		Re	Registers			Data Memory		
(0×0000)	inc	r0	[			Address	Contents	
(0×0001)	dec	r1	r00	0x01		0x0200	0x00	
(0×0001)	dec	r1	r01	Oxff		0x0201	0x00	
,			101	OXII		0x0202	0x00	
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00	
(0×0004)	sub	r2, r0				010203		
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00	
(0×0007)	neg	r1	04	0.00		0x0205	0x00	
(8000×0)	sts	0x202, r1	r04	0x00				
(0x000a)	nop		С	N Z	V			

The dec instruction decrements a register. Notice that the resulting value 0xff can be interpreted either as 255 or -1 (and the choice of interpretation is up to the programmer).

## AVR Assembly Language (10)

<b>Program Memory</b>		Re	Registers			Data Memory		
(0×0000)	inc	r0	[			Address	Contents	
(0×0001)	dec	r1	r00	0x01		0x0200	0x00	
(0×0001)	dec	r1	r01	Oxff		0x0201	0x00	
,			101	OXII		0x0202	0x00	
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00	
(0×0004)	sub	r2, r0				010203		
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00	
(0×0007)	neg	r1	04	0.00		0x0205	0x00	
(8000×0)	sts	0x202, r1	r04	0x00				
(0x000a)	nop		С	N Z	V			

The processor uses a special **status register** (or SREG) to keep track of certain conditions resulting from arithmetic operations. When arithmetic instructions like inc, dec, add or sub are performed, one or more **flags** will be set in SREG.

#### AVR Assembly Language (11)

<b>Program Memory</b>		Re	egisters	6	<b>Data Memory</b>		
(0×0000)	inc	r0				Address	Contents
,	dec	r1	r00	0x01		0x0200	0x00
(0×0001)			r01	Oxff		0x0201	0x00
(0×0002)	dec	r1	101	OXII		0x0202	0x00
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sub	r2, r0				010203	
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	04	000		0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0×000a)	nop		С	N Z	V		

The dec instruction above produced the result 0xff, which is negative in two's complement. Therefore, the N (Negative) flag was set in SREG. Flag values are used by control flow logic (among other instructions).

#### AVR Assembly Language (12)

<b>Program Memory</b>		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x01		0x0200	0x00
(0×0001)	dec	r1	r01	Oxff		0x0201	0x00
(0×0003)	mov	r2, r0				0x0202	0x00
(0×0004)	sub	r2, r0	r02	0x00		0x0203	0x00
(0×0005)	sts	0x200. r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1				0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0×000a)	nop	·	С	N Z	V		

The flags shown above are Carry (C), Negative (N), Zero (Z) and Two's Complement Overflow (V). The SREG register also contains four other flags which are less useful for the moment. We will cover SREG in extreme detail in a future lecture.

## AVR Assembly Language (13)

<b>Program Memory</b>		Re	egisters	6	Data Memory		
(0×0000)	inc	r0	[			Address	Contents
,	dec	r1	r00	0x01		0x0200	0x00
(0×0001)	dec	r1	r01	0xff		0x0201	0x00
(0×0002)			101	OXII		0x0202	0x00
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sub	r2, r0					0x00
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	
(0×0007)	neg	r1	r04	0x00		0x0205	0x00
(8000x0)	sts	0x202, r1	104	0.00			
(0×000a)	nop		С	N Z	V		

Each instruction will set zero or more of the flags in SREG. The various instruction references list the flags set by each instruction.

## AVR Assembly Language (14)

<b>Program Memory</b>			Re	Registers			Data Memory		
(0×0000)	inc	r0	[			Address	Contents		
(0×0001)	dec	r1	r00	0x01		0x0200	0x00		
,	dec	r1	r01	0xfe		0x0201	0x00		
(0×0002)			101	OXIG		0x0202	0x00		
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00		
(0×0004)	sub	r2, r0				0x0203			
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00		
(0×0007)	neg	r1	04	0.00		0x0205	0x00		
(8000x0)	sts	0x202, r1	r04	0x00					
(0x000a)	nop		С	N Z	V				

The second **dec** instruction also has a negative result (which sets the N flag again).

#### AVR Assembly Language (15)

<b>Program Memory</b>		Re	Registers			<b>Data Memory</b>		
(0×0000)	inc	r0	[			Address	Contents	
,	dec	r1	r00	0x01		0x0200	0x00	
(0×0001)		r1	r01	0xfe		0x0201	0x00	
(0×0002)	dec		101	OXIG		0x0202	0x00	
(0×0003)	mov	r2, r0	r02	0x01		0x0203	0x00	
(0×0004)	sub	r2, r0						
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00	
(0×0007)	neg	r1	04	000		0x0205	0x00	
(8000×0)	sts	0x202, r1	r04	0x00				
(0×000a)	nop		С	N Z	V			

Since the mov instruction (which copies a value from one register to another) is not listed as setting the N flag, the flag remains set after the mov instruction runs.

#### AVR Assembly Language (16)

<b>Program Memory</b>		Re	Registers			<b>Data Memory</b>		
(0×0000)	inc	r0				Address	Contents	
(0×0001)	dec	r1	r00	0x01		0x0200	0x00	
,	dec	r1	r01	Oxfe		0x0201	0x00	
(0×0002)			101	OAIC		0x0202	0x00	
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00	
(0×0004)	sub	r2, r0	00			0x0204	0x00	
(0×0005)	sts	0x200, r1	r03	00x0		020204		
(0×0007)	neg	r1	r04	0x00		0x0205	0x00	
(8000×0)	sts	0x202, r1	104	UNUU				
(0×000a)	nop		С	N Z	V			

The sub instruction above subtracts r0 from r2, then stores the result back in r2. The sub instruction sets all four flags above. In this case, the result is zero, so the Z flag is set and the remaining flags are cleared.

## AVR Assembly Language (17)

<b>Program Memory</b>		Re	Registers			Data Memory		
(0×0000	)) inc	r0			1	Address	Contents	
	-	r1	r00	0x01		0x0200	0xfe	
(0×000	-,		01	06 -		0x0201	0x00	
(0×0002	2) dec	r1	r01	0xfe			0x00	
(0×0003	B) mov	r2, r0	r02	0x00		0x0202		
(0×0004	) sub	r2, r0	102	OXOO		0x0203	0x00	
(0×000!	s) sts	0x200, r1	r03	0x00		0x0204	0x00	
(0×000	neg	r1				0x0205	0x00	
(0×0008	,	0x202, r1	r04	0x00	·			
(0×000a	,	<b>-,</b>	C	N Z	V			

The sts instruction stores the value in the specified register into data memory at the specified location. Note that sts does not modify any of the active flags (regardless of the value of the specified register).

## AVR Assembly Language (18)

Pro	<b>Program Memory</b>		Re	Registers		Data Memory	
(0×0000)	inc	r0				Address	Contents
,	dec		r00	0x01		0x0200	0xfe
(0×0001)		r1	01	0.00		0x0201	0x00
(0×0002)	dec	r1	r01	0x02			0x00
(0×0003)	mov	r2, r0	r02	0x00		0x0202	
(0×0004)	sub	r2, r0	102	OXOO	ļ	0x0203	0x00
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	0.4			0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0×000a)	nop		C	N Z	V		

The neg instruction above negates r1 (by computing the expression 0-r1). The result is positive and nonzero, so the Z flag is cleared. The carry flag is set, however, since the subtraction 0-r1 results in a carry.

## AVR Assembly Language (19)

<b>Program Memory</b>		Re	Registers		Data Memory		
(0×0000)	inc	r0				Address	Contents
(0×0001)	dec	r1	r00	0x01		0x0200	0xfe
(0×0001)	dec	r1	r01	0x02		0x0201	0x00
,						0x0202	0x02
(0×0003)	mov	r2, r0	r02	0x00		0x0203	0x00
(0×0004)	sub	r2, r0	-			0x0203	
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00
(0×0007)	neg	r1	0.4			0x0205	0x00
(0×0008)	sts	0x202, r1	r04	0x00			
(0×000a)	nop		С	N Z	٧		

Finally, the last sts instruction stores another value into memory.

## AVR Assembly Language (20)

Pro	<b>Program Memory</b>		Registers			Data Memory		
(0×0000)	inc	r0				Address	Contents	
(0×0001)	dec	r1	r00	0x01		0x0200	0xfe	
,	dec	r1	r01	0x02		0x0201	0x00	
(0×0002)			101	UNUZ		0x0202	0x02	
(0×0003)	mov	r2, r0	r02	0x00			0x00	
(0×0004)	sub	r2, r0				0x0203	UXUU	
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00	
(0×0007)	neg	r1				0x0205	0x00	
(8000x0)	sts	0x202, r1	r04	0x00				
(0×000a)	nop		С	NZ	٧			

The nop instruction has no effect (the instruction results in the processor doing nothing for one clock cycle, then continuing to the next instruction).

#### AVR Assembly Language (21)

Pı	<b>Program Memory</b>		Re	Registers			Data Memory		
(0×0000)	inc	r0	_ [		l .	Address	Contents		
(0×0001)	dec	r1	r00	0x01		0x0200	0xfe		
(0x0001) (0x0002)	dec	r1	r01	0x02		0x0201	0x00		
,						0x0202	0x02		
(0×0003)	mov	r2, r0	r02	0x00		0.0000	0x00		
(0×0004)	sub	r2, r0	}			0x0203			
(0×0005)	sts	0x200, r1	r03	0x00		0x0204	0x00		
(0×0007)	neg	r1	r04	000		0x0205	0x00		
(8000×0)	sts	0x202, r1	104	0x00					
(0×000a)	nop		С	N Z	٧				

**Question**: What will happen if the program counter reaches a position past the last instruction in the listing above?

# Infinite Loops (1)

Pr	Program Memory		Re	Registers		Data Memory		
(0×0000)	ldi	r16,	10				Address	Contents
(0×0001)	ldi	r17,		r16	0x00		0x0200	0x00
(0×0001)	add	r16,		r17	0x00		0x0201	0x00
(0x0002)	done:	110,	111				0x0202	0x00
(0×0003)	jmp	done		r18	0x00		0x0203	0x00
(0x0003)	Jmp	done		r19	0x00		0x0204	0x00
					01100		0x0205	0x00
				r20	0x00			
CNZV								

The program counter will continue to increment and run instructions indefinitely, since the contents of program memory is just binary data (and the processor has no way of knowing when our program ends).

# Infinite Loops (2)

Pr	Program Memory		Re	egisters	6	Data Memory		
(0×0000)	ldi	r16,	10			1	Address	Contents
(0×0000)	ldi	r17,		r16	0x00		0x0200	0x00
(0×0001)	add	r16,		r17	0x00		0x0201	0x00
(0x0002)	done:	110,	111				0x0202	0x00
(0×0003)	jmp	done		r18	0x00		0x0203	0x00
(0,0003)	JP	uono		r19	0x00		0x0204	0x00
							0x0205	0x00
				r20	0x00	<u> </u>		
CNZV								

If the program counter continues past the end of the program, whatever happens to be in the following positions of memory will be executed.

# Infinite Loops (3)

Pr	Program Memory		Re	egisters	6	Data Memory		
(0×0000)	ldi	r16,	10				Address	Contents
(0×0000)	ldi	r17,		r16	0x00		0x0200	0x00
(0×0001) (0×0002)	add	r16,		r17	0x00		0x0201	0x00
(0x0002)	done:	110,	111				0x0202	0x00
(0×0003)	jmp	done		r18	0x00	-	0x0203	0x00
(0x0003)	Jmp	done		r19	0x00		0x0204	0x00
							0x0205	0x00
				r20	0x00			
CNZV								

There is no 'stop' or 'end' instruction in the AVR instruction set. As long as the CPU has power, it will continue executing instructions.

# Infinite Loops (4)

Pr	<b>Program Memory</b>		Re	egisters	6	Data Memory		
(0×0000)	ldi	r16,	10				Address	Contents
(0×0000)	ldi	r17,		r16	0x00		0x0200	0x00
(0×0001)	add	r16,		r17	0x00		0x0201	0x00
(0,0002)	done:	110,					0x0202	0x00
(0×0003)	jmp	done		r18	0x00		0x0203	0x00
(0,,000)	JP	40110		r19	0x00		0x0204	0x00
							0x0205	0x00
				r20	0x00	<u> </u>		
CNZV								

There are special instructions to pause execution by changing the processor's state, but nothing to end execution altogether. For example, the sleep instruction will put the processor into sleep mode, but sleep mode is not permanent.

# Infinite Loops (5)

Program Memory		Re	egisters	Data	a Memory			
(0×0000) 1	di r16, 10			Address	Contents			
()	di r17, 20	r16	0x00	0x0200	0x00			
( )	dd r16, r17	r17	0x00	0x0201	0x00			
don	•			0x0202	0x00			
	mp done	r18	0x00	0x0203	0x00			
(0x0003)	mp dono	r19	0x00	0x0204	0x00			
				0x0205	0x00			
		r20	0x00					
CNZV								


Instead of ending programs with a 'stop' instruction, we will create a deliberate infinite loop. The jmp done instruction above jumps (or **branches**) to the location labelled 'done:', which effectively creates an infinite loop.

# Infinite Loops (6)

Pi	<b>Program Memory</b>		nory	Re	egisters	6	<b>Data Memory</b>		
(0×0000)	ldi	r16,	10				Address	Contents	
(0×0001)	ldi	r17,		r16	0x0a		0x0200	0x00	
(0×0001)	add	r16,		r17	0x00		0x0201	0x00	
(000002)	done:	110,	111				0x0202	0x00	
(0×0003)	jmp	done		r18	0x00		0x0203	0x00	
(0,0003)	Jmp	uono		r19	0x00		0x0204	0x00	
							0x0205	0x00	
				r20	0x00	,			
CNZV									

The 1di instruction loads an 8-bit constant into the specified register. Due to encoding constraints, only registers r16 - r31 can be used with 1di.

# Infinite Loops (7)




The 1di instruction loads an 8-bit constant into the specified register. Due to encoding constraints, only registers r16 - r31 can be used with 1di.

# Infinite Loops (8)


Progr	Program Memory		egisters	5	Data Memory				
(0×0000) 1	di r16, 10				Address	Contents			
()	di 110, 10 di r17, 20	r16	0x1e		0x0200	0x00			
,	dd r16, r17	r17	0x14		0x0201	0x00			
don	•				0x0202	0x00			
(0×0003) j	mp done	r18	0x00		0x0203	0x00			
· , 3	•	r19	0x00		0x0204	0x00			
					0x0205	0x00			
		r20	0x00						
	CNZV								

# Infinite Loops (9)



Once the jmp done instruction is reached, the program counter will be fixed at 0x0003 permanently.

#### Infinite Loops (10)



(The rjmp instruction can be used instead of jmp in this case, and is used in many of the posted examples. In general, rjmp is useable in all cases where the jump destination is within 4096 addresses of the instruction)

## Data Memory and Variables (1)

Pr	<b>Program Memory</b>		Registers			Data Memory		
(0×0000)	ldi	r16, 230	[			Address	Contents	
(0×0001)	sts	MY_VAR, r16	r16	0xe1		0x0200	0xe6	
(0×0001)	ldi	r16, 225	r17	0x00		0x0201	0x00	
(0×0004)	sts	0x204, r16	ŀ			0x0202	0x00	
(0x0004)	done:	01204, 110	r18	0x00		0x0203	0x00	
(0×0006)	rjmp	done	r19	0x00		0x0204	0xe1	
(* ****)	.dseg		00	0.00		0x0205	0x00	
	.org 0	x200	r20	0x00				
	MY_VAR:	.byte 1	С	N Z	٧			

Although memory locations can be manually encoded into instructions (as at address 0x0004 above), this can be error prone, and it is more practical to allocate named memory locations.

# Data Memory and Variables (2)

Pi	Program Memory		Re	egisters	;	Data Memory		
(0×0000)	ldi	r16, 230	16	01	,	Address	Contents	
(0×0001)	sts	MY_VAR, r16	r16	0xe1		0x0200	0xe6	
(0×0003)	ldi	r16, 225	r17	0x00		0x0201	0x00	
,	sts	0x204, r16				0x0202	0x00	
(0×0004)	done:	0.004, 110	r18	0x00		0x0203	0x00	
(0×0006)	rjmp	done	r19	0x00		0x0204	0xe1	
(4.13333)	.dseg		00			0x0205	0x00	
	.org 0	x200	r20	0x00				
	MY_VAR:	.byte 1	C	N Z	V			


The .dseg directive above tells the assembler to work with data memory for the following lines (instead of program memory, which can be selected with a .cseg directive). The .org 0x200 directive positions the assembler at address 0x200 in data memory.

# Data Memory and Variables (3)

Pr	<b>Program Memory</b>		Registers			Data Memory		
(0×0000)	ldi	r16, 230	[			Address	Contents	
(0×0001)	sts	MY_VAR, r16	r16	0xe1		0x0200	0xe6	
(0×0001)	ldi	r16, 225	r17	0x00	Ī	0x0201	0x00	
(0×0004)	sts	0x204, r16				0x0202	0x00	
(0x0004)	done:	0.1204, 110	r18	0x00	İ	0x0203	0x00	
(0×0006)	rjmp	done	r19	0x00		0x0204	0xe1	
	.dseg	c200	r20	0x00		0x0205	0x00	
	MY_VAR:	.byte 1	C	N Z	V			

The .byte 1 directive instructs the assembler to set aside (i.e. skip) one byte of data memory. Since the assembler is positioned at address 0x200, the address of the allocated byte will be 0x200.

# Data Memory and Variables (4)



Finally, attaching a label to any line of assembly (code or data) is equivalent to defining a numerical constant whose value is equal to the address of that line. In the code above, the label 'MY\_VAR' refers to address 0x200 in data memory, whereas the label done refers to address 0x0006 in program memory.

## Data Memory and Variables (5)

<b>Program Memory</b>			Registers			Data Memory		
(0×0000)	ldi	r16, 230	[			Address	Contents	
,	sts	MY_VAR, r16	r16	0xe1		0x0200	0xe6	
(0×0001)	ldi	•	r17	0x00		0x0201	0x00	
(0×0003)		r16, 225	111	0.00		0x0202	0x00	
(0×0004)	sts	0x204, r16	r18	0x00		0x0203	0x00	
	done:		_		-	UNUZUU		
(0×0006)	rjmp	done	r19	0x00		0x0204	0xe1	
, ,	.dseg					0x0205	0x00	
	.org 0x	x200	r20	0x00	,			
	O	.byte 1	C	N Z	V			


When a label is used in the assembly code, the assembler replaces its name with its numerical value. Therefore, the instruction 'sts MY\_VAR, r16' above is replaced by 'sts 0x200, r16' when the code is assembled.

#### Data Memory and Variables (6)

Pro	<b>Program Memory</b>			egisters	<b>i</b>	Data Memory		
(0×0000)	ldi	r16, 230			]	Address	Contents	
,		•	r16	0xe1		0x0200	0xe6	
(0×0001)	sts	VAR1, r16	4 77			0x0201	0xe1	
(0×0003)	ldi	r16, 225	r17	0x00		0x0201		
(0×0004)	sts	VAR2, r16				0x0202	0x00	
,	one:	,	r18	0x00		0x0203	0x00	
(0×0006)		done	r19	0x00		0x0204	0x00	
,	dseg					0x0205	0x00	
	org 0	x200	r20	0x00				
V	AR1:	.byte 1	С	NZ	V			
V	AR2:	.byte 1						

When multiple variables are allocated, they are positioned sequentially in memory (unless a .org directive is used to reposition the assembler between directives). In the example above, the variable VAR2 is positioned at address 0x201.

# Data Memory and Variables (7)



The .byte directive can be used to allocate more than one byte at a time (for example, to create arrays). In the case above, VAR1 is allocated to be three bytes long, but the label VAR1 still refers to the address 0x200 (the beginning of the three-byte block). The address of VAR2 is shifted to 0x203.

## Multi-Byte Operations (1)

Pr	Program Memory			Re	egisters	6	Data Memory		
(0×0000)	ldi	r16	0xea				Address	Contents	
(0×0000)	ldi	•	0x59	r16	0x00		0x0200	0x00	
(0x0001) (0x0002)	ldi	r19,		r17	0x00		0x0201	0x00	
, ,	ldi	,	0x00				0x0202	0x00	
(0×0003)	add	r16,		r18	0x00		0x0203	0x00	
(0×0004)	add	r17,		r19	0x00		0x0204	0x00	
(0×0005)	done:	111,	120	113	0.000		0x0205	0x00	
(0×0006)		done		r20	0x00				
(0x0000)	ı Jmp	done							
$C \mid N \mid Z \mid V$									

**Question**: If all registers and memory locations are 8 bits wide, how can we perform 16- or 32-bit arithmetic?

# Multi-Byte Operations (2)

**Task**: Compute the sum of 23018 (0x59ea) and 225 (0x00e1). The result will be 23243 (0x5acb)

# Multi-Byte Operations (3)

**Idea**: Treat each operand as a 16-bit number and store each operand in a pair of 8-bit registers.

#### Multi-Byte Operations (4)

Pr	Program Memory			Re	egisters	6	Data Memory		
(0×0000)	ldi	r16	0xea				Address	Contents	
(0×0000)	ldi		0x59	r16	0x00		0x0200	0x00	
(0×0001)	ldi	r19,		r17	0x00		0x0201	0x00	
,	ldi		0x00		01100		0x0202	0x00	
(0×0003)	add	r16,		r18	0x00		0x0203	0x00	
(0×0004) (0×0005)	add	r17,		r19	0x00		0x0204	0x00	
(0x0005)	done:	111,	120	113	OAOO		0x0205	0x00	
(0×0006)		done		r20	0x00				
(0x0000)	ı Jmp	done							
$C \mid N \mid Z \mid V$									

**Idea**: Treat each operand as a 16-bit number and store each operand in a pair of 8-bit registers.

## Multi-Byte Operations (5)

Pr	Program Memory			Registers			Data Memory		
(0×0000)	ldi	r16, 0:	vo a				Address	Contents	
(0×0000)	ldi	r17, 0:		r16	0x00		0x0200	0x00	
,	ldi	r19, 0		r17	0x00		0x0201	0x00	
(0×0002)		•			0.00		0x0202	0x00	
(0×0003)	ldi	r20, 0:		r18	0x00		0x0203	0x00	
(0×0004)	add	r16, r		r19	0x00		0x0204	0x00	
(0×0005)	add	r17, r	20	119	UXUU		0x0205	0x00	
	done:	,		r20	0x00	l	0110200	01100	
(0×0006)	rjmp	done							
$C \mid N \mid Z \mid V$									

In the code above, the value 0x59ea is stored in r16 and r17, using a **little-endian** representation (in which the low-order byte is stored first). We will use the notation r17:r16 to refer to 16-bit register pairs in little-endian order.

#### Multi-Byte Operations (6)

Pr	Program Memory			Re	egisters	;	Data Memory		
(0×0000)	ldi	r16,	Oves				Address	Contents	
(0×0001)	ldi	r17,		r16	0x00		0x0200	0x00	
(0x0001) (0x0002)	ldi	r19,		r17	0x00		0x0201	0x00	
(0x0002)	ldi	r20,					0x0202	0x00	
(0x0003) (0x0004)	add	r16,		r18	0x00		0x0203	0x00	
(0×0004)	add	r17,		r19	0x00		0x0204	0x00	
(0x0003)	done:	111,	120	110	ONOO		0x0205	0x00	
(0×0006)		done		r20	0x00	l			
(0x0000)	ı Jmp	done		C	N Z	V			


Similarly, the value 0x00e1 is stored in r20:r19.

## Multi-Byte Operations (7)

Program Memory		Re	egisters	;	<b>Data Memory</b>			
(0×0000)	ldi	r16	0xea				Address	Contents
(0×0001)	ldi	r17,		r16	0xcb		0x0200	0x00
(0×0001)	ldi	r19,		r17	0x59		0x0201	0x00
,	ldi	r20,		111	- OAOO		0x0202	0x00
(0×0003)	add	r16,		r18	0x00		0x0203	0x00
(0×0004) (0×0005)	add	r17.		r19	0xe1		0x0204	0x00
(0x0005)	done:	111,	120	113	OVEI		0x0205	0x00
(0×0006)	rjmp	dono		r20	0x00			
(0x0000)	r Jmp	done						
				<b>C</b>	N Z	V		

However, when the operation completes, the value of r17:r16 is 0x59cb instead of 0x5acb.

# Multi-Byte Operations (8)



The low byte (0xcb) of the sum is correct, but the high byte is off by one (0x59 instead of 0x5a). The fundamental issue is that when the two low bytes (0xea and 0xe1) were added, the 8-bit addition resulted in an overflow (which should have been carried over into the high byte).

#### Multi-Byte Operations (9)

Pr	<b>Program Memory</b>			Re	Registers			<b>Data Memory</b>		
(0×0000)	ldi	r16	0xea			1	Address	Contents		
,	ldi	,	0x59	r16	0xcb		0x0200	0x00		
(0×0001)	ldi	r19.		r17	0x59		0x0201	0x00		
(0×0002)		•		111	0.00		0x0202	0x00		
(0×0003)	ldi	,	0x00	r18	0x00		0x0203	0x00		
(0×0004)	add	r16,		10	0 1		0x0204	0x00		
(0×0005)	add	r17,	r20	r19	0xe1		0x0204 0x0205	0x00		
	done:			r20	0x00		0x0205	0.000		
(0×0006)	rjmp	done				]				
				C	N Z	V				

If we look at the state of the processor immediately after the add r16, r19 instruction, we can see that the carry (C) flag was set by the instruction.

#### Multi-Byte Operations (10)

<b>Program Memory</b>			Re	egisters	6	Data Memory		
(0×0000)	ldi	r16	0xea			1 .	Address	Contents
(0×0001)	ldi	•	0x59	r16	0xcb		0x0200	0x00
,		•		r17	0x59		0x0201	0x00
(0×0002)	ldi	r19,		111	UNUS		0x0202	0x00
(0×0003)	ldi	r20,	0x00	r18	0x00			
(0×0004)	add	r16,	r19				0x0203	0x00
(0×0005)	add	r17,	r20	r19	0xe1		0x0204	0x00
,	done:			00			0x0205	0x00
(0×0006)	rjmp	done		r20	0x00			
				С	N Z	V		


For the high byte of the sum to be correct, the carry from the low byte must be incorporated into the second add instruction.

#### Multi-Byte Operations (11)

<b>Program Memory</b>			Re	egisters	6	Data Memory		
(0×0000)	ldi	r16	0xea			]	Address	Contents
,	ldi	,		r16	0xcb		0x0200	0x00
(0×0001)		,	0x59	r17	0x5a		0x0201	0x00
(0×0002)	ldi	r19,	Oxel	111	Uxba		0x0202	0x00
(0×0003)	ldi	r20,	0x00	r18	0x00		0x0202	
(0×0004)	add	r16,	r19	110	OAGO		0x0203	0x00
(0×0005)	adc	r17,	r20	r19	0xe1		0x0204	0x00
, ,	done:						0x0205	0x00
(0×0006)	rjmp	done		r20	0x00			
				С	N Z	V		

The remedy is the adc instruction, which adds the values of two registers along with the current state of the carry bit. Notice that the resultin r17 is now correct.

#### Multi-Byte Operations (12)



In general, higher-width arithmetic (16, 32 or 64 bits) can be performed with a normal add instruction for the lowest byte, followed by a series of adc instructions for the higher bytes (which propagate any carried bits through the computation).