
CS51600 FPGA Final Project

李至弘, 109062610

1. Flow Chart



(1) Compute IRL for each node: 參考 "Floorplan Design for Multi-Million Gate FPGAs" 中計算每一個 internal node IRL 的演算法

```
Evaluate_Node(u)

if u is leaf return

Evaluate_Node(u.left)

Evaluate_Node(u.right)

for every point (x, y) on the pattern do

if u is vertically sliced

Get_Realization_list_V(u,x,y)

else

Get_Realization_list_H(u,x,y)
```

```
\begin{aligned} & \frac{\operatorname{Get.Realization.list.V}(u,x,y)}{\operatorname{Begin:}} \\ & \mathcal{L}(u,x,y) \leftarrow \emptyset & /^* \text{initially empty*} / \\ & l_v \leftarrow \mathcal{L}(v,x,y) & | en \leftarrow | l_v | | /^* \text{length of } l_v * / \\ & \text{for } i\text{--len to } 1 & x_q = (x+w(l_v[i])) \text{ mod } w_p \\ & \text{Let } l_q \text{ be } \mathcal{L}(q,x_q,y) & \text{if } i\text{--1} \\ & \text{upperheight} \leftarrow \alpha*H+1 \\ & \text{else} & \text{upperheight} \leftarrow h(l_v[i-1]) \\ & \text{find } j, \text{ satisfying } h(l_q[j]) \leq h(l_v[i]) \\ & \text{and } h(l_q[j-1]) > h(l_v[i]) \\ & \text{while } (j \geq 1 \text{ and } h(l_q[j]), h(l_v[i])) \\ & w_{new} \leftarrow max(h(l_q[j]), h(l_v[i])) \\ & w_{new} \leftarrow w(l_q[j]) + w(l_q[i]) \\ & \text{if } (\mathcal{L}(u,x,y) \text{ is empty and } w_{new} < \alpha*W) \\ & \text{or } w_{new} < \text{width of the first element in } \\ & \mathcal{L}(u,x,y) \\ & r_{new} = (x,y,w_{new},h_{new}) \\ & \text{insert } r_{new} \text{ as the first element to } \mathcal{L}(u,x,y) \\ & \text{End} \end{aligned}
```

- (2) 首先透過 SA 找到可以擺進去整個 layout 的結果,在透過 SA 在可接受的時間內最小 化 Wirelength.
- (3) 解決 S>D 情況,所有 module 在存入 module list 時,不需要 multiplier 的 module 都放入到 list 的最前面,在建構最一開始的 normal polish expression, NPE 時,從 layout 最左下角開始往上擺,一直擺到超過最大的 row number 即跳到下一個 column,來讓一開始不需要 multiplier 的 module 放置在僅有 CLB 的位置上,降低整體執行時間,提供較好的 initial solution。
- (4) 限制每個產生的可行解長寬比不能超過15,降低執行時間。
- 2. How to compile:

In /Project/src enter the following command:

\$make

How to execute:

In /Project/bin enter the following command:

./project <arch file> <module file> <net file> <output file>


E.g.

\$./project../benchmarks/case1.arch../benchmarks/case1.module../benchmarks/case1.net../outputs/case1.floorplan


3. Results

	HPWL	Run Time
Case1	65510	7 m 44.075 s
Case2	65729.5	8 m 10.422 s
Case3	409102	9 m 55.109 s
Case4	302532.5	9 m 55.038 s
Case5	546647	9 m 50.508 s
Case6	512821	9 m 55.05 s


Case1.




Case2.




Case3.



Case4.



Case5.



Case6.

