

# Zhiang Wang

Graduate Research Assistant | ECE Department | University of California San Diego  
(619) 375-9704 | [zhw033@ucsd.edu](mailto:zhw033@ucsd.edu)

## RESEARCH INTERESTS

---

- Modeling and optimization in VLSI CAD
- Software/hardware co-design
- Gpu acceleration

## EDUCATION

---

<b>University of California, San Diego</b> <i>Ph.D in Electrical and Computer Engineering</i> <ul style="list-style-type: none"><li>• Advisor: Prof. Andrew B. Kahng</li></ul>	Expected June 2024 <i>San Diego, CA</i>
<b>University of Science and Technology of China (USTC)</b> <i>Bachelor in Applied Physics, School of Physics (GPA: 3.98/4.30) (Rank top 1/77)</i>	Sep. 2015 - Jun. 2019 <i>Hefei, China</i>

## EXPERIENCE

---

<b>Graduate Researcher</b> <i>University of California, San Diego</i> <ul style="list-style-type: none"><li>• Participated in an open-source research project (<a href="#">OpenROAD</a>) supported by DARPA.</li><li>• Participated in an open-source project for automated machine learning hardware synthesis (<a href="#">VeriGOOD-ML</a>) supported by DARPA.</li></ul>	Sep. 2019 – Present <i>San Diego, CA</i>
<b>Intern-Software Engineer</b> <i>Cadence Design Systems</i>	Jun. 2022 – Sep. 2022 <i>San Jose, CA</i>

## PROJECTS

---

<b><a href="#">Hier-RTLMP</a> [c2, c5, j1]</b> ( <a href="#">OpenROAD Integrated</a> )   <i>C++14, SWIG, Tcl</i> <ul style="list-style-type: none"><li>• A macro placer which utilizes RTL information and tries to “mimic” the interaction between the frontend RTL designer and the backend physical design engineer to produce human-quality floorplans</li><li>• Implement the whole project based on OpenDB and OpenSTA infrastructure</li><li>• Available as “partition_design” and “rtl_macro_placer” Tcl commands in OpenROAD</li><li>• Able to handle machine learning accelerators with hundreds or thousands of macros</li></ul>	Sep. 2019 – Present
<b><a href="#">TritonPart</a></b> ( <a href="#">OpenROAD Integrated</a> )   <i>C++14, SWIG, Tcl</i> <ul style="list-style-type: none"><li>• Multidimensional real-value weights on vertices and hyperedges</li><li>• Timing-driven partitioning framework</li><li>• Embedding-aware partitioning</li></ul>	Sep. 2019 – Present
<b><a href="#">SpecPart</a> [c4, j2]</b>   <i>Julia</i> <ul style="list-style-type: none"><li>• A supervised spectral framework for hypergraph partitioning solution improvement</li><li>• <a href="#">Hypergraph Partitioning for VLSI: Benchmarks, Code and Leaderboard</a></li></ul>	Sep. 2021 – Present
<b><a href="#">VeriGOOD-ML</a> [c1, c3]</b> <ul style="list-style-type: none"><li>• Implement the backend flow for all the benchmarks</li><li>• Build machine learning models for power-performance-area (PPA) prediction</li><li>• Build machine learning models for design space exploration (software/hardware co-design)</li></ul>	Sep. 2019 – Present
<b><a href="#">RL-based Macro Placement</a> [c6]</b> <ul style="list-style-type: none"><li>• Provide testcase along with open enablements and open-source / commercial EDA tool flows</li><li>• Enable anyone to perform RL-based macro placement for their own designs using <a href="#">Google’s Circuit Training</a></li><li>• Implement missing or binarized elements of <a href="#">Google’s Circuit Training</a></li></ul>	Sep. 2019 – Present

All papers with Prof. Andrew B. Kahng, have authors listed in alphabetical order.

### Conferences

- [c1] H. Esmailzadeh, S. Ghodrati, J. Gu, S. Guo, A. B. Kahng, J. K. Kim, S. Kinzer, R. Mahapatra, S. D. Manasi, E. Mascarenhas, S. S. Sapatnekar, R. Varadarajan, **Z. Wang**, H. Xu, B. R. Yatham and Z. Zeng, “VeriGOOD-ML: An Open-Source Flow for Automated ML Hardware Synthesis”, *Proc. ACM/IEEE International Conference on Computer-Aided Design (ICCAD)*, 2021, pp. 1-7.
- [c2] A. B. Kahng, R. Varadarajan and **Z. Wang**, “RTL-MP: Toward Practical, Human-Quality Chip Planning and Macro Placement”, *Proc. ACM/IEEE International Symposium on Physical Design (ISPD)*, 2022.
- [c3] H. Esmailzadeh, S. Ghodrati, A. B. Kahng, J. K. Kim, S. Kinzer, S. Kundu, R. Mahapatra, S. D. Manasi, S. S. Sapatnekar, **Z. Wang** and Z. Zeng, “Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms”, *Proc. ACM/IEEE Workshop on Machine Learning for CAD*, 2022.
- [c4] I. Bustany, A. B. Kahng, Y. Koutis, B. Pramanik and **Z. Wang**, “SpecPart: A Supervised Spectral Framework for Hypergraph Partitioning Solution Improvement” *Proc. ACM/IEEE International Conference on Computer-Aided Design*, 2022. **(Best Paper Award)**
- [c5] J. Jung, A. B. Kahng, R. Varadarajan and **Z. Wang**, “IEEE CEDA DATC: Expanding Research Foundations for IC Physical Design and ML-Enabled EDA”, *Proc. ACM/IEEE International Conference on Computer-Aided Design*, 2022. **(Invited Paper)**
- [c6] C.-K. Cheng, A. B. Kahng, S. Kundu, Y. Wang and Z. Wang, “Assessment of Reinforcement Learning for Macro Placement”, *Proc. ACM/IEEE International Symposium on Physical Design*, 2023.

### Journals

- [j1] A. B. Kahng, R. Varadarajan and **Z. Wang**, “Hier-RTLMP: A Hierarchical Automatic Macro Placer for Large-scale Complex IP Blocks”, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*. (under review)
- [j2] I. Bustany, A. B. Kahng, I. Koutis, B. Pramanik and **Z. Wang**, “K-SpecPart: A Supervised Spectral Framework for Multi-Way Hypergraph Partitioning Solution Improvement”, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*. (under review)

### Book Chapters

- [b1] A. B. Kahng, and **Z. Wang**, “ML for Design QoR Prediction”, *Machine Learning Applications in Electronic Design Automation*, Springer. (Invited Book Chapter)

---

### TECHNICAL SKILLS

**Languages:** Python, C/C++, Tcl, Verilog, MATLAB, CUDA

**EDA Tools:** Cadence Innovus, Synopsys Design Compiler