# **Zhiang Wang**

Graduate Research Assistant | ECE Department | University of California San Diego (619) 375-9704 | zhw033@ucsd.edu

# RESEARCH INTERESTS

- Modeling and optimization in VLSI CAD
- Software/hardware co-design
- Gpu acceleration

## **EDUCATION**

# University of California, San Diego

Ph.D in Electrical and Computer Engineering

• Advisor: Prof. Andrew B. Kahng

University of Science and Technology of China (USTC)

Bachelor in Applied Physics, School of Physics (GPA: 3.98/4.30) (Rank top 1/77)

Expected June 2024

San Diego, CA

Hefei, China

Sep. 2015 - Jun. 2019

# EXPERIENCE

#### Graduate Researcher

University of California, San Diego

Sep. 2019 – Present

San Diego, CA

- Participated in an open-source research project (OpenROAD) supported by DARPA.
- Participated in an open-source project for automated machine learning hardware synthesis (<u>VeriGOOD-ML</u>) supported by DARPA.

# Intern-Software Engineer

Cadence Design Systems

Jun. 2022 – Sep. 2022

San Jose, CA

## Projects

### <u>Hier-RTLMP</u> [c2, c5, j1] (OpenROAD Integrated) | C++14, SWIG, Tcl

Sep. 2019 – Present

- A macro placer which utilizes RTL information and tries to "mimic" the interaction between the frontend RTL designer and the backend physical design engineer to produce human-quality floorplans
- Implement the whole project based on OpenDB and OpenSTA infrastructure
- Available as "partition\_design" and "rtl\_macro\_placer" Tcl commands in OpenROAD
- Able to handle machine learning accelerators with hundreds or thousands of macros

# $\underline{\mathbf{TritonPart}}$ (OpenROAD Integrated) | C++14, SWIG, Tcl

Sep. 2019 – Present

- Multidimensional real-value weights on vertices and hyperedges
- Timing-driven partitioning framework
- Embedding-aware partitioning

# SpecPart $[c4, j2] \mid Julia$

Sep. 2021 – Present

- A supervised spectral framework for hypergraph partitioning solution improvement
- Hypergraph Partitioning for VLSI: Benchmarks, Code and Leaderboard

## VeriGOOD-ML [c1, c3]

Sep. 2019 – Present

- Implement the backend flow for all the benchmarks
- Build machine learning models for power-performance-area (PPA) prediction
- Build machine learning models for design space exploration (software/hardware co-design)

### RL-based Macro Placement [c6]

Sep. 2019 – Present

- Provide testcase along with open enablements and open-source / commercial EDA tool flows
- Enable anyone to perform RL-based macro placement for their own designs using Google's Circuit Training
- Implement missing or binarized elements of Google's Circuit Training

# All papers with Prof. Andrew B. Kahng, have authors listed in alphabetical order.

## Conferences

- [c1] H. Esmaeilzadeh, S. Ghodrati, J. Gu, S. Guo, A. B. Kahng, J. K. Kim, S. Kinzer, R. Mahapatra, S. D. Manasi, E. Mascarenhas, S. S. Sapatnekar, R. Varadarajan, Z. Wang, H. Xu, B. R. Yatham and Z. Zeng, "VeriGOOD-ML: An Open-Source Flow for Automated ML Hardware Synthesis", Proc. ACM/IEEE International Conference on Computer-Aided Design (ICCAD), 2021, pp. 1-7.
- [c2] A. B. Kahng, R. Varadarajan and **Z. Wang**, "RTL-MP: Toward Practical, Human-Quality Chip Planning and Macro Placement", *Proc. ACM/IEEE International Symposium on Physical Design (ISPD)*, 2022.
- [c3] H. Esmaeilzadeh, S. Ghodrati, A. B. Kahng, J. K. Kim, S. Kinzer, S. Kundu, R. Mahapatra, S. D. Manasi, S. S. Sapatnekar, Z. Wang and Z. Zeng, "Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms", Proc. ACM/IEEE Workshop on Machine Learning for CAD, 2022.
- [c4] I. Bustany, A. B. Kahng, Y. Koutis, B. Pramanik and Z. Wang, "SpecPart: A Supervised Spectral Framework for Hypergraph Partitioning Solution Improvement" Proc. ACM/IEEE International Conference on Computer-Aided Design, 2022. (Best Paper Award)
- [c5] J. Jung, A. B. Kahng, R. Varadarajan and Z. Wang, "IEEE CEDA DATC: Expanding Research Foundations for IC Physical Design and ML-Enabled EDA", Proc. ACM/IEEE International Conference on Computer-Aided Design, 2022. (Invited Paper)
- [c6] C.-K. Cheng, A. B. Kahng, S. Kundu, Y. Wang and Z. Wang, "Assessment of Reinforcement Learning for Macro Placement", *Proc. ACM/IEEE International Symposium on Physical Design*, 2023.

## **Journals**

- [j1] A. B. Kahng, R. Varadarajan and Z. Wang, "Hier-RTLMP: A Hierarchical Automatic Macro Placer for Large-scale Complex IP Blocks", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). (under review)
- [j2] I. Bustany, A. B. Kahng, I. Koutis, B. Pramanik and Z. Wang, "K-SpecPart: A Supervised Spectral Framework for Multi-Way Hypergraph Partitioning Solution Improvement", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). (under review)

### **Book Chapters**

[b1] A. B. Kahng, and **Z. Wang**, "ML for Design QoR Prediction", *Machine Learning Applications in Electronic Design Automation*, Springer. (Invited Book Chapter)

# TECHNICAL SKILLS

**Languages**: Python, C/C++, Tcl, Verilog, MATLAB, CUDA **EDA Tools**: Cadence Innovus, Synopsys Design Compiler