

计算机组成原理 实验一报告

姓名：曾邳琛 学号：PB20071431 实验日期：2022-3-24

一、实验题目：

Lab01 运算器及其应用

二、实验目的：

设计算术逻辑运算单元（ALU），掌握数据通路和控制器设计方法

实现 32 位操作数 ALU 加、减、与、或、异或功能，利用前述的 32 位 ALU 模块设计 6 位操作数 ALU

设计计算斐波拉契数列 FLS，完成逻辑设计、仿真和下载测试

三、实验平台：

Vivado

四、实验过程：


1. ALU 逻辑设计

```
1 module alu #(parameter WIDTH=32)
2   (
3     input [WIDTH-1:0] a,b,
4     input [2:0]f,
5     output reg [WIDTH-1:0] y,
6     output reg z
7   );
8   localparam ADD=0, SUB=1, AND=2, OR=3, XOR=4;
9   always @(*)
10  begin
11    case(f)
12      ADD: y = a+b;
13      SUB: y = a-b;
14      AND: y = a&b;
15      OR: y = a|b;
16      XOR: y = a^b;
17      default:
18        begin y = 0 ;
19              z = 1;
20        end
21    endcase
22    if(y) z=0;
23    else z=1;
24  end
25 endmodule
```


在 ALU 实现中，f 实现操作功能，y 作为运算结果输出，按照模块功能表执行功能。

ALU 模块功能表


f	y	z
000	$a + b$	*
001	$a - b$	*
010	$a \& b$	*
011	$a b$	*
100	$a \wedge b$	*
其他	0	1



RTL 电路：



综合电路：



资源使用情况

综合电路：

Utilization					
Hierarchy					
Hierarchy					
Summary					
▼ Slice Logic	▼ N fls	19	29	17	1
▼ Slice LUTs (<1%)	alu_7 (alu)	0	0	0	0
LUT as Logic (<1%)	D1 (diff)	1	1	0	0
▼ Slice Registers (<1%)	D2 (diff_0)	3	1	0	0
Register as Latch (r1 (register1)	0	7	0	0
Register as Flip Fl	r2 (register1_1)	14	7	0	0
Memory					
DSP					

ALU 模块综合电路性能及时间性能报告：

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.823 ns	Worst Hold Slack (WHS):	0.159 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	25	Total Number of Endpoints:	25	Total Number of Endpoints:	20
All user specified timing constraints are met.					

Timing

Q

≡

⚙

↺

📁

●

Q

—

🔍

🔗

📊

●

Intra-Clock Paths - sys_clk_pin - Setup

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

▼ Check Timing (55)

▼ Intra-Clock Paths

▼ sys_clk_pin

Setup 7.823 ns (10)

Hold 0.159 ns (10)

Pulse Width 4.500 ns (30)

Inter-Clock Paths

Other Path Groups

User Ignored Paths


▼ Unconstrained Paths

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement
🔗 Path 1	7.823	1	2	14	D1/b_reg/C	r1/data_reg[0]/CE	1.795	0.773	1.022	10.0
🔗 Path 2	7.823	1	2	14	D1/b_reg/C	r1/data_reg[1]/CE	1.795	0.773	1.022	10.0
🔗 Path 3	7.823	1	2	14	D1/b_reg/C	r1/data_reg[2]/CE	1.795	0.773	1.022	10.0
🔗 Path 4	7.823	1	2	14	D1/b_reg/C	r1/data_reg[3]/CE	1.795	0.773	1.022	10.0
🔗 Path 5	7.823	1	2	14	D1/b_reg/C	r1/data_reg[4]/CE	1.795	0.773	1.022	10.0
🔗 Path 6	7.823	1	2	14	D1/b_reg/C	r1/data_reg[5]/CE	1.795	0.773	1.022	10.0
🔗 Path 7	7.823	1	2	14	D1/b_reg/C	r1/data_reg[6]/CE	1.795	0.773	1.022	10.0
🔗 Path 8	7.823	1	2	14	D1/b_reg/C	r2/data_reg[0]/CE	1.795	0.773	1.022	10.0
🔗 Path 9	7.823	1	2	14	D1/b_reg/C	r2/data_reg[1]/CE	1.795	0.773	1.022	10.0
🔗 Path 10	7.823	1	2	14	D1/b_reg/C	r2/data_reg[2]/CE	1.795	0.773	1.022	10.0

2. 6 位操作数 ALU 逻辑设计

译码器真值表

en	sel	ena	enb	ef
1	00	1	0	0
1	01	0	1	0
1	10	0	0	1
1	11	0	0	0
0	xx	0	0	0




```

1  `timescale 1ns / 1ps
2
3  module register
4      #(parameter WIDTH=32,
5        RST_VALUE=0)
6      (input clk, en,
7       input [WIDTH-1 : 0] d,
8       output reg [WIDTH-1 : 0] q);
9      always @(posedge clk)
10         if (en)
11             q <= d;
12     endmodule
13
14     module Decoder(
15         input [1:0] sel,
16         input en,
17         output wire ef,ea,eb//ef,ea,eb
18     );
19
20     assign ea = ~sel[1]& ~sel[0] & en;//00
21     assign eb = ~sel[1]& sel[0] & en;//01
22     assign ef = sel[1]& ~sel[0] & en;//10
23
24     endmodule
25
26     module alu_6
27     (
28         input en,clk,
29         input [1:0]sel,
30         input [5:0]x,
31         output [5:0] y,
32         output z
33     );
34     wire ef,ea,eb;
35     wire [5:0] a,b;
36     wire [2:0] f;
37     wire [5:0] y_in;
38     wire z_in;
39
40     Decoder d1(.en(en),.sel(sel),.ea(ea),.eb(eb),.ef(ef));
41
42     register #(6,0) A(.clk(clk),.en(ea),.d(x[5:0]),.q(a[5:0]));
43     register #(6,0) B(.clk(clk),.en(eb),.d(x[5:0]),.q(b[5:0]));
44     register #(3,0) F(.clk(clk),.en(ef),.d(x[2:0]),.q(f[2:0]));
45
46     alu #(6) alu6 (.a(a),.b(b),.f(f),.y(y_in),.z(z_in));
47     register #(6,0) Y(.clk(clk),.en(1),.d(y_in[5:0]),.q(y[5:0]));
48     register #(1,0) Z(.clk(clk),.en(1),.d(z_in),.q(z));
49     endmodule


```

设计译码器对 ef、ea、eb，选择 ALU 计算（按上图编写数据通路），操作数 a,b 和功能 f 复用开关输入 x[5:0]。通过 sel 和 en，生成译码电路，将开关输入 x[5:0]分时存入寄存器 F(x[2:0]), A(x[5:0]), B(x[5:0])。

RTL 电路图：



综合电路图：



Name	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)	BUFGCTRL (32)
fls	19	29	17	1
alu_7 (alu)	0	0	0	0
D1 (diff)	1	1	0	0
D2 (diff_0)	3	1	0	0
r1 (register1)	0	7	0	0
r2 (register1_1)	14	7	0	0


时间性能报告:

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 7.823 ns		Worst Hold Slack (WHS): 0.159 ns		Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	
Total Number of Endpoints: 25		Total Number of Endpoints: 25		Total Number of Endpoints: 20	
All user specified timing constraints are met.					

Intra-Clock Paths - sys_clk_pin - Setup											
Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	
Path 1	7.823	1	2	14	D1/b_reg/C	r1/data_reg[0]/CE	1.795	0.773	1.022	10.0	
Path 2	7.823	1	2	14	D1/b_reg/C	r1/data_reg[1]/CE	1.795	0.773	1.022	10.0	
Path 3	7.823	1	2	14	D1/b_reg/C	r1/data_reg[2]/CE	1.795	0.773	1.022	10.0	
Path 4	7.823	1	2	14	D1/b_reg/C	r1/data_reg[3]/CE	1.795	0.773	1.022	10.0	
Path 5	7.823	1	2	14	D1/b_reg/C	r1/data_reg[4]/CE	1.795	0.773	1.022	10.0	
Path 6	7.823	1	2	14	D1/b_reg/C	r1/data_reg[5]/CE	1.795	0.773	1.022	10.0	
Path 7	7.823	1	2	14	D1/b_reg/C	r1/data_reg[6]/CE	1.795	0.773	1.022	10.0	
Path 8	7.823	1	2	14	D1/b_reg/C	r2/data_reg[0]/CE	1.795	0.773	1.022	10.0	
Path 9	7.823	1	2	14	D1/b_reg/C	r2/data_reg[1]/CE	1.795	0.773	1.022	10.0	
Path 10	7.823	1	2	14	D1/b_reg/C	r2/data_reg[2]/CE	1.795	0.773	1.022	10.0	

Intra-Clock Paths - sys_clk_pin - Hold											
Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay		
Path 11	0.159	0	1	3	r1/data_reg[0]/C	r2/data_reg[0]/D	0.295	0.147	0.148		
Path 12	0.159	0	1	3	r1/data_reg[1]/C	r2/data_reg[1]/D	0.295	0.147	0.148		
Path 13	0.159	0	1	3	r1/data_reg[2]/C	r2/data_reg[2]/D	0.295	0.147	0.148		
Path 14	0.159	0	1	3	r1/data_reg[3]/C	r2/data_reg[3]/D	0.295	0.147	0.148		
Path 15	0.159	0	1	3	r1/data_reg[4]/C	r2/data_reg[4]/D	0.295	0.147	0.148		
Path 16	0.159	0	1	3	r1/data_reg[5]/C	r2/data_reg[5]/D	0.295	0.147	0.148		
Path 17	0.159	0	1	3	r1/data_reg[6]/C	r2/data_reg[6]/D	0.295	0.147	0.148		
Path 18	0.164	0	1	5	D1/b_reg/C	D2/b_reg/D	0.300	0.147	0.153		
Path 19	0.292	1	2	4	D2/b_reg/C	FSM_onehot_cs_reg[0]/D	0.536	0.245	0.291		
Path 20	0.292	1	2	4	D2/b_reg/C	FSM_onehot_cs_reg[1]/D	0.536	0.245	0.291		

3. FLS 逻辑设计



```

module diff(
input a,clk,
output reg b
);
    always@(posedge clk)
        b<=a;
endmodule

1  `timescale 1ns / 1ps
2
3  module fls (
4      input  clk, rst,          //时钟, 复位 (高电平有效)
5      input  en,                //输入输出使能
6      input  [6:0] d,           //输入数列初始项
7      output [6:0] f            //输出数列
8  );
9      parameter s0=2'b00,s1=2'b01,s2=2'b10;
10     reg [1:0]cs,ns;
11     reg [6:0]f1;
12     wire[6:0]f2,f3,f4;
13     wire zero;
14     wire en2,en3,e;
15     diff D1(en,clk,en2);      //en2=en
16     diff D2(en2,clk,en3);     //en3=en2
17     assign e=en2&~en3;       //当en2=1, en3=0时赋值为1
18     alu#(7) alu_7(f2,f3,3'b000,f4,zero);
19     register1#(7) r1(e,clk,f1,f2);
20     register1#(7) r2(e,clk,f2,f3);

21  always@(posedge clk)
22  begin
23  if(rst)cs<=s0;
24  else if(e)cs<=ns;
25  else cs<=cs;
26  end
27  always@(*)
28  begin
29  case(cs)
30  2'b00:ns=s1;
31  2'b01:ns=s2;
32  2'b10:ns=s2;
33  default;;
34  endcase
35  end
36  always@(*)
37  case(cs)
38  2'b00:begin f1=d;end
39  2'b01:begin f1=d;end
40  2'b10:begin f1=f4;end
41  default;;
42  endcase
43  assign f=f2;
44  endmodule


```

五、实验结果：


波形仿真：

1. ALU 仿真运算：

分别对 000、001、010、011、100 五个操作功能进行运算



2. 6 位操作数 ALU 仿真波形



3. FLS 波形仿真：


```
1 module addtest3;
2   reg en;
3   reg rst=1;
4   reg clk;
5   reg [6:0] d=1;
6   wire [6:0] f;
7
8   // 时钟周期和个数
9
10  parameter CYCLE = 10;
11  initial begin
12    clk = 0;
13    forever
14      #(CYCLE/2) clk = ~ clk;
15  end
16
17  initial begin
18    en = 0;
19    forever
20      #(CYCLE) en = ~ en;
21  end
22
```



```

23 initial begin
24
25     #20
26     rst=0;
27     d=1;
28 end
29 fls sim3(
30     .en(en),
31     .rst(rst),
32     .clk(clk),
33     .d(d),
34     .f(f)
35 );
36 endmodule

```



FPGA 效果图:


1. 6-ALU 算术逻辑运算器运算展示



以 3-2 为例:

```

assign ea = ~sel[1] & ~sel[0] & en; // 00
assign eb = ~sel[1] & sel[0] & en; // 01
assign ef = sel[1] & ~sel[0] & en; // 10


```






2. FLS 斐波拉契数列 bit 烧板展示

由 1 得到 8 为止：





六、心得体会：

本次实验首先以编写基本 32 位操作数 ALU 开始，对以前的知识进行复习，之后利用译码器和此 ALU 编写 6 位操作数 ALU，并练习了 Vivado 波形仿真。最后计算斐波拉契数列，在 FPGA 平台上烧写代码。

本次实验，开始写约束文件 .xdc 时不知道怎么去连接以及 clk 怎么去写，后来问助教和同学才了解到这个是我们 FPGA 管脚对应连接，属于一种硬件连接文件吧。然后就是在写代码过程中，时序逻辑可以含 reg，组合逻辑不能含 reg!!! 这是在开始就要定义好的，我中途搞忘了，然后一直 bug 找了好久才找到原因……