

# SimpleScalar

- **What is it?**
- **Where do I get it?**
- **How do I run it?**
- **What can I do with it, and what does it have anything to do with DRAM memory systems?**

# What is it?

- **Simulator written in c**
- **Tool you can use to “prove” that “machine A” is better than “machine B” without actually building machine A or machine B**
- **See [www.simplescalar.com](http://www.simplescalar.com) for more details**

# Where do I get it?

- **[www.simplescalar.com](http://www.simplescalar.com)**
- **local version (in beta)**


# How do I run it?

- **See SimpleScalar manual**
- **See UMD DRAM Enhancement manual**

# What do I do with it, and . . .

- **SimpleScalar models a virtual computer system, CPU and DRAM memory system inclusive.**
- **We implemented a basic transaction based memory system for SimpleScalar**
- **Currently Models SDRAM/DDR SDRAM and DRDRAM.**
- **You can use it to model “Your memory system”, and show IPC improvements**


# Looks Familiar



\*\* Steps not required for some processor/system controllers. protocol dependant.

**Execution of a Load Instruction in an Abstract Modern Processor**

# Simulated BIU




## Bus Interface in Simulated CPU

status	rid	start_time	address	access_type
Valid	0	54	0xXXXX	I Fetch
Invalid	-1	——	——	——
Valid	-1	14	0xXXXX	D Write
Valid	0	36	0xXXXX	D Read
Invalid	-1	——	——	——
Invalid	-1	——	——	——

## Bus Interface Data Structure

# Simulated Memory Controller



**Transaction Queue and Memory Controller(s) Structure**



# Suggestions

- **Download SimpleScalar simulator**
- **Download some workloads (benchmarks)**
- **look at sample commands, modify for your own use**
- **Compile for use with Alpha binaries**
- **Obtain some IPC numbers to gain familiarity**
- **Try to understand how simulator models SDRAM/DDR SDRAM memory systems**
- **Create new DRAM type, modify SDRAM/DDR SDRAM models to match your model.**
- **Simulate. Report Results**