A 4.5 mW CT Self-Coupled $\Delta\Sigma$ Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation

Chen-Yen Ho, Member, IEEE, Cong Liu, Chi-Lun Lo, Hung-Chieh Tsai, Tze-Chien Wang, and Yu-Hsin Lin

Abstract—This paper presents a power-efficient single-loop continuous-time (CT) $\Delta\Sigma$ modulator (DSM) that achieves a SNDR of 90.4 dB over a 2.2 MHz signal bandwidth. The modulator uses a fourth-order feed-forward architecture incorporating the continuous-time self-coupling (CTSC) technique. Moreover, to reduce hardware area, this design utilizes the residual signal for excess loop delay (ELD) compensation. To improve linearity, low-ripple DAC latches and low toggle-rate dynamic element matching (DEM) algorithm are adopted. This DSM is fabricated in a 55 nm LP CMOS technology. Operating at 140 MHz sampling rate, the chip consumes 4.5 mW from power supplies of 1.2 V and 1.8 V. It achieves 90.4 dB SNDR and 92 dB dynamic range (DR) with a 2.2 MHz signal bandwidth, resulting in a Schreier FOM of 177.3 dB and 178.9 dB based on SNDR and DR, respectively. The chip area is 0.09 mm².

Index Terms—Analog-to-digital converter (ADC), continuoustime delta-sigma modulator (CT DSM), continuous-time self-coupling (CTSC), excess loop delay (ELD) compensation.

I. INTRODUCTION

HIGH dynamic range (DR) continuous-time (CT) $\Delta\Sigma$ modulator (DSM) is required to simplify and relax the RF analog front-end in highly integrated SoC for consumer electronics products. Recently, [1], [3] have introduced high DR and power-efficient CT DSMs. The CT DSM of [1] embeds a second-order active filter and a VGA to extend the DR from 82 dB to 92 dB. However, the additional active filter results in a complicated architecture as well as extra area. In [2], the self-coupled noise injection technique is introduced to add an extra order in the noise transfer function (NTF). This technique requires an accurate clock cycle delay which is only available in the discrete-time (DT) designs. The modulator of [3] uses a second-order dynamic element matching (DEM) to address nonlinearity issue of a multi-bit digital-to-analog converter (DAC) by reducing data-dependent switching. This modulator achieves a 97.3 dB SNR over 600 kHz BW but its SNDR is below 90 dB.

Manuscript received May 03, 2015; revised June 22, 2015, August 06, 2015, and August 18, 2015; accepted August 19, 2015. This paper was approved by Guest Editor Jieh-Tsorng Wu.

C.-Y. Ho, C.-L. Lo, H.-C. Tsai, T.-C. Wang, and Y.-H. Lin are with MediaTek Inc., Hsinchu, Taiwan (e-mail: chen-yen.ho@mediatek.com).

C. Liu is with MediaTek Inc., Hefei, China.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2015.2475160




Fig. 1. The architectural block diagram of the proposed CT $\Delta\Sigma$ modulator.

Apart from DR considerations, power efficiency and area are also crucial. Conventional excess loop delay (ELD) compensation [4]–[6] is implemented using an inner DAC, which increases the power consumption and capacitive loading of the last integrator. As a result, a wide-bandwidth opamp is required for the last integrator to alleviate the phase delay of the loop filter.


In this paper, we present a CT DSM that achieves better than 90 dB DR within a bandwidth of 2.2 MHz. This single-loop CT DSM employs a continuous-time self-coupling (CTSC) scheme to implement a second-order integrator. The modulator uses a residual ELD compensation technique to simplify the modulator architecture. Furthermore, its DAC uses low-ripple latches to reduce the power-line ripple caused by the data-dependent short-circuit current, thus improving the DAC's dynamic linearity. This DSM chip achieves 90.4 dB SNDR and 104 dB SFDR while consuming 4.5 mW [7]. It has the state-of-the-art power efficiency. The Schreier FOM is 177.3 dB based on SNDR.

The paper is organized as follows. Section II describes the CT DSM architecture and discusses several architectural and circuit techniques. Section III presents the circuit implementation and describes the techniques used to improve performance and reduce power consumption. Finally, experimental results and conclusions are given in Sections IV and V, respectively.

II. MODULATOR ARCHITECTURE DESIGN

A. Architecture

The DR requirement of a CT DSM depends on the amount of pre-filtering preceding the ADC which attenuates large interferers. To avoid expensive and bulky analog channel-selection filters, which usually do not scale well with advanced technology, a high DR ADC is required. Fig. 1 shows the architecture of the CT single-loop fourth-order feed-forward loop filter






Fig. 2. (a) Sensitivity analysis for SQNR with $K_{\rm ELD}+-30\%$ variation; (b) Sensitivity analysis for SQNR with k+-30% variation.

modulator with a 4-bit quantizer. The modulator can achieve better than 90 dB DR with an oversampling ratio (OSR) of 32. The sampling frequency is 140 MHz, yielding a 2.2 MHz signal bandwidth. The maximum out-of-band gain $\|NTF\| = 5 \text{ dB}$ is chosen to provide sufficient quantization noise suppression, resulting in a signal-to-quantization-noise ratio (SQNR) of 105 dB. The additional SQNR margin is reserved for device noises and process-voltage-temperature (PVT) variations. This modulator structure was chosen over an all feed-forward topology because we can scale the output swing of the first integrator to reduce power consumption. As shown in Fig. 1, 2/3 of the clock period, i.e., 4.8 nsec, is allocated for 4-bit quantization, digital logic, and DAC switching.

In Fig. 1, the first integrator, the second integrator, and the local feedback Kres form a conventional resonator. The optimized NTF zero is placed by adjusting K_{res} . It is possible to reduce power and area by using single-opamp resonator [9]. It requires high-gain opamp to suppress in-band quantization noise. Thus, it is not suitable for our design. In Fig. 1, the third integrator and the following positive feedback loop form a secondorder integrator. The self-coupling technique was first proposed in a discrete-time DSM design [10]. In our continuous-time self-coupling (CTSC) scheme, the accurate Z^{-1} delay is replaced by 1/(1 + kS), where K is determined by the NTF coefficient synthesis. Shown in Fig. 1, the K₃ high speed feed-forward path structure for S^{-1} term [5], which represents the signal path through one integrator of the loop filter, is adopted for robust stability design. The K_{ELD} path is to compensate ELD. Its value is derived from NTF coefficient synthesis.

Fig. 2(a) and Fig. 2(b) show the modulator SQNR sensitivity against $K_{\rm ELD}$ and self-coupling coefficient K. The plots show the simulation results that the SQNR is still better than 100 dB even if $K_{\rm ELD}$ or K deviates from its nominal value by 30%.

B. Continuous-Time Self-Coupling (CTSC) Integrator

In Fig. 1, the third integrator and the following positive feedback loop form a second-order integrator using the CTSC technique. In Fig. 3, the integrator and the positive feedback are merged into a single loop. The positive feedback becomes S/(1+KS) to maintain the original transfer function. The entire




Fig. 3. Continuous-time self-coupling (CTSC) integrator.

loop can be implemented with a single-opamp circuit shown in Fig. 3. The integrator consists of the opamp and capacitor $C_{\rm F1}.$ The positive feedback is realized using the capacitor $C_{\rm F2}$ and resistor $R_{\rm F2}.$ By choosing $C_{\rm F1}=C_{\rm F2}=C,$ the transfer function of the circuit is:

$$\frac{V_O}{V_i} = \frac{-(1 + SCR_{F2})}{S^2C^2R_{F1}R_{F2}} = \frac{-1}{S^2C^2R_{F1}R_{F2}} + \frac{-1}{SCR_{F1}}. (1)$$

In our design, the CTSC path improves the SQNR of the DSM by 10 dB.

This CTSC integrator has the advantage in required chip area. A conventional second-order integrator can be implemented by using the ac-coupled integrator [8]. It requires additional capacitors to realize the feed-forward coefficient, which occupies area. An alternative is using the T-filter [9]. Fig. 4(a) shows both the CTSC integrator and the T-filter integrator. Noise performance is not considered, since the integrator is used only in the last stage of the DSM in this design. Its noise contributes less than 5% of the total noise budget. Both integrators realize the same transfer function of (1). Let $C_{\rm F1}=C_{\rm F2}=C_{\rm F}$, and $C_{\rm T1}=C_{\rm T2}=C_{\rm T}$. If $R_{\rm F1}=R_{\rm T1}$ and $R_{\rm F2}=R_{\rm T2}$, then $C_{\rm F}< C_{\rm T}$. It shows a 50% area reduction in our design. In this work, the $C_{\rm F1}$ and $C_{\rm F2}$ are 300 fF.

Fig. 4(b) shows another advantage of the CTSC integrator over the T-filter integrator. It is easier to reduce the order of the CTSC integrator. During power-on or when the DSM overload scenario occurs, it is a common practice to reduce the order number of the modulator to re-gain loop stability.




Fig. 4. (a) CTSC integrator and T-filer integrator; (b) Re-configuration of integrators.




Fig. 5. The direct path technique for ELD compensation.

C. Residual ELD Compensation

Fig. 5 shows a direct path with coefficient K_{ELD} for ELD compensation [11], [12]. The difference between the input u(t) and the DAC output is extracted. This residual signal contains primarily quantization noise, and is used as the ELD compensation signal. We implement the residual ELD compensation in current mode. As shown in Fig. 6, the V_i input is converted into current I_{Vi} by resistor R_1 . The residual current $I_{C1} = I_{Vi} - I_{DAC}$ is the difference between the input current I_{Vi} and the DAC current I_{DAC}. This I_{C1} flows through capacitor C₁ and into the opamp's output stage as I_{OP} and I_{ON}. As shown in Fig. 6, the output stage of the opamp contains current mirrors that duplicate and scale output current $I_{\rm OP}$ as $I_{\rm EP}$ and $I_{\rm ON}$ as $I_{\rm EN}.$ Both $I_{\rm EP}$ and $I_{\rm EN}$ from the first integrator are directed to resistors $R_{\rm ELD}$ as high-speed ELD compensation [5]. Note that the Ix current in Fig. 6 is much smaller than I_{OP} and I_{ON} to achieve a power efficient loop filter design.




Fig. 6. Current flow of the first integrator and the residual ELD compensation scheme.

Fig. 7(a) shows a conventional ELD compensation and the associated signal waveforms. To compensate the delay of QTZ, the inner DAC (DAC2) comprises both the input signal and quantization noise. Therefore, the last integrator in filter H must provide large output current (blue) due to its input-dependent component. Fig. 7(b) shows the direct-path residual ELD compensation scheme and its associated signal waveforms. The DAC2 in Fig. 7(a) is replaced by DAC1 and $K_{\rm ELD}$. The $K_{\rm ELD}$ value is the ratio of the DAC2's conversion gain to the DAC1's conversion gain. The residual signal in the $K_{\rm ELD}$ path (red) contains mostly quantization noise and is relatively small, relaxing the driving capability of the last integrator.

III. CIRCUIT-LEVEL IMPLEMENTATION

A. Modulator

Fig. 8 shows the circuit-level schematic of the CT DSM. The loop filter comprises of three active RC integrators. Their capacitors (C1 \sim C4) are digitally adjustable with a range of +-40%to cover the worst-case RC variation. The capacitances are controlled by an on-chip calibration circuit [13]. The time constant of a RC replica is calibrated by a digital control loop to achieve an accuracy of 5%. The input resistor R₁ has a value of 555 Ω . It is a tradeoff between noise budget and DAC current consumption. At the output of the first integrator, the Ix current is designed to be as small as possible. As a result, R_2 is 112 $k\Omega$ and R_6 is 320 k Ω . The high speed feed-forward path for the S^{-1} term is realized by R_{f4} and R_4 . These two resistors introduce an extra pole at the input of the quantizer. We want this pole to be larger than 3 * Fs (420 MHz) so that it does not affect the overall loop performance. We choose $R_{\rm f4}=24~{\rm k}\Omega$ and $R_4=2~\mathrm{k}\Omega.$ The transfer function for the modulator is shown in (2) at the bottom of the page. As described in the previous section, $C_3 = C_4 = C_{\rm SC}$. In Fig. 8, the 4-bit quantizer employs the

$$\frac{V_O}{V_i} = -\left(\frac{\frac{\left(\frac{R_4}{R_4 + R_{f4}}\right)}{C_1 R_1} S^3 + \frac{1}{C_1 C_{SC} R_6 R_1} S^2 + \frac{1}{C_1 C_{SC} R_1} \left(\frac{1}{C_2 R_2 R_3} + \frac{1}{C_{SC} R_6 R_5}\right) S + \frac{1}{C_1 C_2 C_{SC}^2 R_1 R_2 R_3 R_5}}{S^2 \left(S^2 + \frac{1}{C_1 C_2 R_2 R_{res}}\right)}\right) \tag{2}$$




Fig. 7. (a) Conventional ELD compensation and the corresponding timing waveform; (b) residual ELD compensation and the corresponding timing waveform.




Fig. 8. CT DSM schematic.

asynchronous successive approximation register (ASAR) quantization scheme [4]. It includes a two-stage dynamic comparator [14], which consumes only dynamic power. The 15-level current-steering non-return-to-zero (NRZ) DAC_1 is used for the modulator feedback.

Fig. 9 shows the timing diagram of the system operation. During the high state of the CK_{QTZ} clock, the ASAR samples its input. The sampling phase is 1/3 of the entire clock period. ASAR operation is initiated at the falling edge of CK_{QTZ} . At the rising edge of the CK_{LAT} clock, the resulting ASAR output is latched and then processed using a modified data weighted averaging (DWA) technique [15]. At the rising edge of the CK_{DAC} clock, the DAC latches the input data and changes the output accordingly. As a result, 1/3 of the clock period is reserved for the ASAR operation. The delay from the quantizer input to the DAC output is 2/3 of the clock period.




Fig. 9. System clock timing diagram.

B. Opamp

Fig. 10 shows the schematic of the first opamp with the ELD compensation path. It is a two-stage opamp with AC feed-forward paths through capacitors $C_{\rm f1}$ and $C_{\rm f2}$ [4]. Cascode stage M_3 and M_4 are added to provide high gain. Source degeneration resistors $R_{\rm d1}$ and $R_{\rm d2}$ are added to reduce flicker noise ef-




Fig. 10. opamp schematic with residual ELD compensation path.

fect. The opamp's differential output stage comprises of MOSFETs $M_7 \sim M_{10}$. Its output currents are mirrored by MOSFETs $M_{11} \sim M_{14}$ to produce $I_{\rm EP}$ and $I_{\rm EN}$ for ELD compensation. In this design, the current mirror ratio (m) is 6, and the resistor $R_{\rm ELD}$ is 700 Ω . A larger m leads to inaccurate mirrored current due to mismatch. An inaccurate compensation current may result in an unstable modulator. The second and the third integrators share the same opamp schematic with reduced bias currents and different bandwidths.

C. DAC Cell

In Fig. 8, the feedback DAC dominates the modulator noise as well as linearity. Fig. 11 shows the schematic of the DAC current cell. The bipolar-type DAC cell is operated under a 1.8 V supply. Comparing to a unipolar-type DAC, a bipolar-type DAC requires only half of the total current to produce the same output range. The cascaded current source structure is used for high output impedance and smaller parasitic capacitance at the common source node of the current switches M_{P3}, M_{P4}, M_{N3} and M_{N4}. To reduce the noise contribution, the transconductances of M_{P1} and M_{N1} are minimized. The source degeneration resistors R_{P1} and R_{N1} are added to reduce flicker noise effect. The voltage headroom for $R_{\rm P1}$ and $R_{\rm N1}$ are 400 mV and 300 mV respectively. Low-pass filters $R_{\rm P2}-C_{\rm P1}$ and $R_{N2} - C_{N1}$ are inserted to suppress thermal noise from the reference bias current. From simulations, using the DAC cells with a mismatch variance of 0.23%, the CT DSM of our design can achieve -103 dB total harmonic distortion (THD).

D. DAC Latch

As shown in Fig. 11, the DAC cell includes two latches that receive the same control input S and drive the N-MOSFET current switch $\rm M_{N3}-\rm M_{N4}$ and the P-MOSFET current switch $\rm M_{P3}-\rm M_{P4}$ separately. Fig. 12 shows a conventional eight-transistor DAC latch [16]. It provides the steepest transition and the smallest $\rm CK_{DAC}$ to Q delay. As shown in Fig. 12, if the previous state stored in $\rm Q_B$ is high and the input S is high, then a short-circuit current passes through $\rm M_{L5}$ and $\rm M_{L1}$ on the rising edge of the $\rm CK_{DAC}$ clock. The short-circuit current induces a voltage drop on the VDD supply line with resistance. This data-dependent ripple on the VDD line also appears on the Q and $\rm Q_B$ latch




Fig. 11. DAC schematic.




Fig. 12. Conventional DAC latch.

outputs, and shows up at the DAC output, resulting in degradation of the SNR and THD of the DSM.

Fig. 13(a) shows the proposed low-ripple latch to overcome this problem. We add additional input drivers, consisting of M_{L3} , M_{L4} , M_{L7} , and M_{L8} , and clock gating switches $M_{C1} \sim M_{C4}$. As shown in Fig. 13(b), if the previous state




Fig. 13. (a) Low-ripple DAC latch. (b) Operation at CK_{DAC} rising edge.

stored in Q_B is high (Q is low) and the input S is high, then, on the rising edge of the CK_{DAC} clock, Q_B is pulled low and Q is pulled high without any short-circuit path.

As shown in Fig. 11, two latches are used to drive the N-switch $\rm M_{N3}-M_{N4}$ and the P-switch $\rm M_{P3}-M_{P4}$ separately. The two differential outputs, $\rm Q_N-Q_{NB}$ and $\rm Q_P-Q_{PB}$, have different cross points. They are optimized separately. The cross point of $\rm Q_N-Q_{NB}$ is chosen to minimize the glitches occurred at the common-source node of the N-switch, while the cross point of $\rm Q_P-Q_{PB}$ is chosen to minimize the glitches occurred at the common-source node of the P-switch. For the latch of Fig. 13, the output cross point is adjusted by sizing the input devices $\rm M_{L1}, M_{L2}, M_{L3}$ and $\rm M_{L4}.$ Simulations show that our DAC latch design can improve the SFDR of the DSM by 10 dB.

E. Data Weighted Averaging (DWA)

As shown in Fig. 11, data weighted averaging (DWA) algorithm is used to select active DAC cells to mitigate the effect of current mismatches. Fig. 14(a) shows the conventional DWA operation. A selection cycle is completed if all cells have been selected once. The next cycle always starts from the first cell I_0 . For example, when the DAC input S is 8, cells I_0 to I_7 (cycle 1) are selected. When S changes to 9, cells I_8 to I_{14} (cycle 1) are selected and cells I_0 to I_1 (cycle 2) are also selected. As a result, a total of 13 cells are toggled. When a cell toggles, a fixed amount of switching transient mismatch appears at the DAC output [19]. In the DWA operation, those transient mismatches appear as the second-order harmonic distortion in the DAC output [20]. Fig. 14(b) shows the modified DWA technique we use [15]. It reduces the number of toggling cells, thus




Fig. 14. (a) Conventional DWA operation. (b) Modified DWA operation.

mitigating the toggle-related distortion. Unlike the conventional DWA, the starting cell of a selection cycle is shifted forward from the starting cell of the previous cycle by an amount of N-S, where N is the number of total DAC cells and S is the current input. For example, when the DAC input S is 8, cells I_0 to I_7 (cycle 1) are selected. The starting cell of cycle 1 is I_0 . When S changes to 9, cells I_8 to I_{14} (cycle 1) are selected. The remaining two cells are selected in cycle 2. The starting cell of cycle 2 is shifted forward from I_0 by an amount of 15-9=6, i.e. the starting cell is I_6 . This modified DWA reuses as many the previous-selected cells as possible to reduce the number of toggling cells. The number of toggling cells are also listed in Fig. 14(a) and Fig. 14(b) for comparison.

IV. EXPERIMENTAL RESULTS

Fig. 15 shows the CT DSM chip fabricated in a 55 nm LP CMOS technology. This chip occupies 0.09 mm² area, including reference generator, bias, and clock generator. Power domains are careful assigned to separate sensitive analog circuits from the noisy digital circuits. Decoupling capacitors are used to filter out the noise in the bias generator for all analog blocks and placed close to sensitive circuits to minimize the transient effects. Whenever possible, multiple bond pads are allocated for the power lines to reduce the perturbation caused by bond wires. The high-speed blocks are placed close to each other to minimize the feedback path delay induced by the parasitic resistance and capacitance of the metal wires. The residual ELD compensation cell in the first integrator occupies only 30 μ m², which is competitive to the conventional ELD DAC [4]-[6]. The routing from the DWA output to the DAC input is buffered for high-speed data transmission.

Fig. 16 shows the power consumption pie chart among different sub-circuits of the DSM. The total power consumption of the modulator is 4.5 mW. The loop filter, quantizer, and DAC latches are operated under 1.2 V, and the DAC cell under 1.8




Fig. 15. Chip micrograph.




Fig. 16. Pie chart of power consumption.

V. Due to the use of residual ELD compensation scheme, the output loading for the third integrator is reduced, leading to less power consumption. It consumes 11% of the total power. Due to the stringent noise requirement, the first opamp and the DAC consume 66% of the total power.

The DSM is clocked at 140 MHz. The on-chip clock generator is a phase-locked loop. The measured rms jitter is below 4 psec. Assuming an oversampling ratio (OSR) of 32, the DSM signal bandwidth is 2.2 MHz. Fig. 17 shows a single-tone spectrum with an in-band input at 625 kHz. The DSM full scale is 2.0 Vpp. The measured SFDR is –104 dB with a –1.5 dBFS input. The measured SNR and SNDR are 90.8 dB and 90.4 dB respectively. The 80 dB/decade slope of the spectra validates the fourth-order noise-shaping using the CTSC technique. The in-band spectrum shows an increase in noise power density at low frequencies, which is attributed to the DAC flicker noise. Fig. 18 shows the two-tone test. The two tones are 1.6 MHz and 1.9 MHz sine waves with –8 dBFS amplitude. They are near the band edge. The measured second inter-modulation (IM2) and third inter-modulation (IM3) are –102 dBc and –99 dBc respectively.

Fig. 19 shows the signal transfer function (STF) gain peaking of the DSM. Input with the same power level is swept from DC to 50 MHz. The measured peak gain is around 10 dB, which is close to the design value. Comparing to a DSM using the




Fig. 17. Measured DSM output spectrum. Input is a 625 kHz -1.5 dBFS sine wave




Fig. 18. Measured DSM output spectrum. The two tones are -8 dBFS sine waves at 1.6 MHz and 1.9 MHz.




Fig. 19. Measured STF peaking.

conventional fourth-order feed-forward loop filter, our design exhibits a larger STF gain peaking by about 3 dB.

Fig. 20 shows the measured SNR and SNDR vs. the input power. The input is a 625 kHz sine wave. This modulator achieves 92 dB DR in a 2.2 MHz signal bandwidth. Table I. summarizes the performance of the modulator and compares to the state-of-the-art low-pass CT DSMs. This CT DSM


TABLE I PERFORMANCE SUMMARY

	This work	[1]	[3]	[4]	[6]	[9]	[17]	[18]
Technology (nm)	55	130	180	40	40	40	65	28
V _{DD} (V)	1.2/1.8	1.4	-	1.2	1.4/2.4	-	1.2	
F _S (MHz)	140	256	57.6	65	245.76	300	128	640
BW (MHz)	2.2	2	0.6	1.92	1.92	10	2	18
IMD (dB)*	-99 (IM3)	-73 (IM3)	-	-90 (IM2)	-	-	-91.9 (IM3)	-
DR (dB)	92	92 (w/I VGA) 82 (w/o VGA)	ı	83.4	83	70.6	80	78.1
Peak SNR (dB)	90.8	80.5	97.3	80	-	70.6	79.1	75.4
Peak SNDR (dB)	90.4	74.4	-	79.6	78	70	79.07	73.6
Power (mW)	4.5	5	31	1.91	2.8	2.57	4.52	3.9
Area (mm²)	0.09	0.33	0.99	0.051	0.085	0.051	0.084	0.08
FOM _{S1} (dB)	177.3	160.4	-	169.6	166.4	165.9	165.6	170.2
FOM _{S2} (dB)	178.9	168	171.8 (w/I SNR)	173.4	171.4	166.5	166.5	174.7
FOM _W (fJ/step)	37.8	291.4	-	64	112.3	50	153	27.7

 $FOM_{S1} = SNDR + 10 \log(BW/Power)$ $FOM_{S2} = DR + 10 \log(BW/Power)$

 $FOM_W = Power/(2xBWx2^{(SNDR-1.76)/6.02})$

^{*} Based on the worse case between IM3 and IM2





achieves a Schreier FOM of 177.3 dB and a Walden FOM of 37.8 fJ/conversion based on SNDR. Fig. 21 shows the FOM chart [21] based on SNDR with other published CT/DT DSMs (FOM $_{\rm S1}~>~170~{\rm dB})$. This modulator compares favorably not just to wide-bandwidth modulator, but also to audio-band application as well.




Fig. 21. Compared energy efficiency with the state-of-the-art CT/DT DSMs.

V. CONCLUSIONS

This paper presents a highly power-efficient CT DSM using the proposed residual ELD compensation technique and CTSC structure. The residual ELD compensation facilitates a small area and power-saving modulator architecture without impeding system stability. The CTSC structure realizes a

second-order integrator which provides 40 dB/decade slopes for aggressive noise-shaping characteristic. Moreover, to address the noise limitation and nonlinearity of a multi-bit DAC, the low-ripple DAC latch is utilized to reduce data-dependent short-circuit current effect. These techniques are incorporated in the design of a high DR CT DSM and are demonstrated in this work. The resulting DSM achieves an audio-quality performance with the highest SNDR of 90.4 dB and the state-of-the-art Schreier FOM of 177.3 dB for CT DSM with larger than 1 MHz signal bandwidth.

ACKNOWLEDGMENT

The authors would like to thank Dr. T-H. Lin and Y-Y. Lin for technical discussion and paper review.

REFERENCES

- [1] R. Rajan and S. Pavan, "A 5 mW CT $\Delta\Sigma$ ADC with embedded 2nd-order active filter and VGA achieving 82 dB DR in 2 MHz BW," in *IEEE ISSCC Dig. Tech. Papers*, 2014, pp. 478–479.
- [2] K. Lee, M. R. Miller, and G. C. Temes, "An 8.1 mW, 82 dB Delta-Sigma ADC with 1.9 MHz BW and -98 dB THD," *IEEE J. Solid-State Circuits*, vol. 44, no. 8, pp. 2202–2211, Aug. 2009.
- [3] A. Bandyopadhyay, R. Adams, K. Nguyen, P. Baginski, D. Lamb, and T. Tansley, "A 97.3 dB SNR, 600 kHz BW, 31 mW multibit continuous time $\Delta\Sigma$ ADC," in *Symp. VLSI Circuits Dig. Tech. Papers*, 2014, pp. 104–105.
- [4] H.-C. Tsai, C.-L. Lo, C.-Y. Ho, and Y.-H. Lin, "A 1.2 V 64 fJ/conversion-step continuous-time modulator using asynchronous SAR quantizer and digital truncator," *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2637–2648, Nov. 2013.
- [5] C.-L. Lo, C.-Y. Ho, H.-C. Tsai, and Y.-H. Lin, "A 75.1 dB SNDR 840 MS/s CT ΔΣ modulator with 30 MHz bandwidth and 46.4 fJ/conv FoM in 55 nm CMOS," in *Symp. VLSI Circuits Dig. Tech. Papers*, 2013, pp. 60–61.
- [6] J. Gealow et al., "A 2.8 mW ΔΣ ADC with 83 dB DR and 1.92 MHz BW using FIR outer feedback and TIA-based integrator," in IEEE Symp. VLSI Circuits Dig., 2011, pp. 42–43.
- [7] C.-Y. Ho, C. Liu, C.-L. Lo, H.-C. Tsai, T.-C. Wang, and Y.-H. Lin, "A 4.5 mW CT self-coupled $\Delta\Sigma$ modulator with 2.2 MHz BW and 90.4 dB SNDR using residual ELD compensation," in *IEEE ISSCC Dig. Tech. Papers*, 2015, pp. 274–275.
- [8] L. Dörrer, F. Kuttner, P. Greco, and S. Derksen, "A 3 mW 74 dB SNR 2 MHz CT $\Delta\Sigma$ ADC with a tracking-ADC-quantizer in 0.13 μ m CMOS," in *IEEE ISSCC Dig. Tech. Papers*, 2005, pp. 492–493.
- [9] K. Matsukawa, K. Obata, Y. Mitani, and S. Dosho, "A 10 MHz BW 50 fJ/conv. continuous time ΔΣ modulator with high-order single Opamp integrator using optimization-based design method," in *IEEE Symp. VLSI Circuits Dig.*, 2012, pp. 160–161.
 [10] C.-C. Lee and M. P. Flynn, "A 14b 23 MS/s 48 mW resetting ΣΔ
- [10] C.-C. Lee and M. P. Flynn, "A 14b 23 MS/s 48 mW resetting $\Sigma\Delta$ ADC with 87 dB SFDR 11.7b ENOB & 0.5 mm ² area," in *Symp. VLSI Circuits Dig. Tech. Papers*, 2008, pp. 182–183.
- [11] S. Pavan, "Excess loop delay compensation in continuous-time delta-sigma modulators," *IEEE Trans. Circuits Syst. II*, vol. 55, pp. 1119–1123, Nov. 2008.
- [12] S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A power optimized continuous-time $\Delta\Sigma$ ADC for audio applications," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 351–360, Feb. 2008.
- [13] T.-Y. Lo, C.-C. Hsiao, and K.-W. Hsueh, "Operating circuit with RC calibration and RC calibration method," U.S. patent 7,816,978, Oct. 19, 2010.
- [14] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 1.9 μW 4.4 fJ/conversion-step 10b 1 MS/s charge-re-distribution ADC," in *IEEE ISSCC Dig. Tech. Papers*, 2008, pp. 244–245.
- [15] T.-C. Wang, Y.-H. Lin, and C.-C. Liu, "A 0.022 mm 2 98.5 dB SNDR hybrid audio $\Delta\Sigma$ modulator with digital ELD compensation in 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 11, Nov. 2015.

- [16] C.-H. Lin, F. M. L. van der Goes, J. R. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, and K. Bult, "A 12 bit 2.9 GS/s DAC with IM3 < -60 dBc beyond 1 GHz in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3285–3293, Dec. 2009.
- [17] S.-J. Huang and Y.-Y. Lin, "A 1.2 V 2 MHz BW 0.084 mm² CT ADC with 97.7 dBc THD and 80 dB DR using low-latency DEM," in *IEEE ISSCC Dig. Tech. Papers*, 2009, pp. 172–173.
- [18] Y.-S. Shu, J.-Y. Tsai, P. Chen, T.-Y. Lo, and P.-C. Chiu, "A 28 fJ/convstep CT $\Delta\Sigma$ modulator with 78 dB DR and 18 MHz BW in 28 nm CMOS using a highly digital multibit quantizer," in *IEEE ISSCC Dig. Tech. Papers*, 2013, pp. 268–269.
- [19] W.-H. Tseng, C.-W. Fan, and J.-T. Wu, "A 12-bit 1.25-GS/s DAC in 90 nm CMOS with > 70 dB SFDR up to 500 MHz," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2845–2855, Dec. 2011.
- [20] K. Matsukawa et al., "A 69.8 dB SNDR 3rd-order continuous time delta-sigma modulator with a ultimate low power tuning system for a worldwide digital TV-receiver," in Proc. IEEE CICC, Sep. 2010.
- [21] B. Murmann, ADC Performance Survey 1997–2014 [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html
- [22] Y. Chae, K. Souri, and K. A. A. Makinwa, "A 6.3 μW 20b incremental zoom-ADC with 6 ppm INL and 1 μV offset," in *IEEE ISSCC Dig. Tech. Papers*, 2013, pp. 276–277.
- [23] T. Wang, W. Li, H. Yoshizawa, M. Aslan, and G. C. Temes, "A 101 dB DR 1.1 mW audio delta-sigma modulator with direct-charge-transfer adder and noise shaping enhancement," in *Proc. IEEE Asian Solid State Circuits Conf. (A-SSCC)*, 2012, pp. 249–252.
- [24] A. Sukumaran and S. Pavan, "A 280 μ W audio continuous-time $\Delta\Sigma$ modulator with 103 dB DR and 102 dB A-Weighted SNR," in *IEEE Asian Solid State Circuits Conf. (A-SSCC)*, 2013, pp. 385–388.
- [25] S. Pavan and P. Sankar, "A 110 μW single bit audio continuous-time oversampled converter with 92.5 dB dynamic range," in *Proc. Euro*pean Solid State Circuits Conf. (ESSCIRC), 2009, pp. 320–323.
- [26] L. Liu, D. Li, L. Chen, C. Zhang, S. Wei, and Z. Wang, "A 1 V 350 μ W 92 dB SNDR 24 kHz $\Delta\Sigma$ modulator in 0.18 μ m CMOS," in *Proc. IEEE Asian Solid State Circuits Conf. (A-SSCC)*, 2010, pp. 1–4.
- [27] A. P. Perez, E. Bonizzoni, and F. Maloberti, "A 84 dB SNDR 100 kHz bandwidth low-power single op-amp third-order $\Delta\Sigma$ modulator consuming 140 μ W," in *IEEE ISSCC Dig. Tech. Papers*, 2011, pp. 478–480.



Chen-Yen Ho (S'08–M'10) was born in Taipei, Taiwan. He received the B.S. and M.S. degrees from the Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University (NTU), Taiwan, in 2007 and 2009, respectively. His Master thesis focused on the design and implementation of continuous-time quadrature bandpass delta-sigma modulator for multi-standard applications in wireless communication receivers.

In December 2009, he joined MediaTek Inc.,

Hsinchu, Taiwan, where he is currently a Senior Analog Circuit Design Engineer. He is involved in analog/RF/mixed-signal circuit design for cellular systems. His research interests include the design of wide-bandwidth and high-resolution continuous-time delta-sigma ADCs and high efficiency envelope tracking modulators for wireless applications.

Mr. Ho served as the chairman of National Taiwan University IEEE Student Branch in 2009. He was the recipient of the National Taiwan University Outstanding College Youth Award in 2008.



Cong Liu was born in HeNan Province, China, in 1983. He received the B.S.E.E degree from HeFei University of Technology, China.

He joined MediaTek, HeFei, China, in 2007. While at MediaTek, he developed several analog and mixed-signal circuits for products such as Tablet, AutoTronics, ADSL, Blue-Ray player, and Box chips. His main research interests include data converters and analog front-end circuits.



Chi-Lun Lo received the B.S. and M.S. degrees in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2003 and 2005, respectively.

Since 2007, he has been with MediaTek Inc., Hsinchu, Taiwan, where he has developed mixed-signal circuits in wireless connectivity products such as WiMAX, WIFI, GPS, cellular products, TV chips, and ADSL/VDSL chips. His current work relates to wide-bandwidth high dynamic range continuous-time delta-sigma modulator development.



Hung-Chieh Tsai received the B.S. degree from National Cheng Kung University (NCKU), Tainan, Taiwan, in 2001, and the M.S. degree from National Taiwan University (NTU), Taipei, Taiwan, in 2003, both in electrical engineering. His thesis research focused on the implementation of multiple gigabit receivers.

In 2003, he joined MediaTek, Inc., where he developed high-speed filters/equalizers, automatic gain control loops, Nyquist rate converters and delta-sigma modulators for optical storage,

ADSL/VDSL, TV, WiMAX, and 2G/3G chips. He is currently a Senior Technical Manager with MediaTek, Inc. His research interests focus on high-speed interfaces, analog/mixed-signal circuits, and data converters for wireless and wireline communications. He holds over 10 issued patents and has published 10 IEEE conference and journal papers.



Tze-Chien Wang was born in Tainan, Taiwan. He received the B.S. and M.S. degrees from National Taiwan University, Taipei, Taiwan, in 1994 and 1996, respectively, both in electrical engineering.

He was with Industrial Technology Research Institute, Taiwan Semiconductor Manufacturing Company, Police Communication Office, and Realtek Semiconductor where he worked on audio power amplifiers. Since 2011, he has been with MediaTek Inc., working on audio data converters. His research interests include physical and dynamical

phenomena in circuits and systems. Currently, he is working on serial link circuits.



Yu-Hsin Lin was born in Taipei, Taiwan, in 1977. He received the B.S.E.E and M.S.E.E. degrees with honor from National Chiao Tung University, Hsinchu, Taiwan.

In 2002, he joined MediaTek, Hsinchu, Taiwan, where he developed analog and mixed-signal circuits for various products, including optical storage chips, TV chips, cellular chips, wireless connectivity chips and ADSL/VDSL chips. Currently, he is the Deputy Technical Director of MediaTek analog IC design division and leading several advanced analog IC

projects such as data converter, power management and audio amplifier, etc. His main research interests are in the circuit and system design of mixed-signal integrated circuits. He has authored and coauthored over 10 IEEE publications and holds more than 20 U.S. patents in the area of mixed-signal circuits.