

# An $I/Q$ -Channel Time-Interleaved Bandpass Sigma-Delta Modulator for a Low-IF Receiver

Minho Kwon, *Student Member, IEEE*, and Gunhee Han, *Member, IEEE*

**Abstract**—This brief proposes a multiplexing scheme to realize an  $I/Q$ -channel time-interleaved (TI) bandpass sigma-delta modulator that shares operational transconductance amplifiers to minimize power consumption and silicon area for a low-intermediate-frequency (IF) wireless receiver. The test chip was fabricated for a 10.7-MHz IF system with a 0.35- $\mu\text{m}$  CMOS process. The measured peak signal-to-noise distortion ratio for a 200-kHz bandwidth is approximately 73 dB. The power consumption of the fabricated chip is 61 mW with a 3.3-V supply, and the silicon area is 1.78 mm<sup>2</sup>. The measured channel crosstalk is about  $-48$  dB.

**Index Terms**—Bandpass sigma-delta modulator (BPSDM),  $I/Q$  channel, low-intermediate-frequency (IF) receiver, time interleaved.

## I. INTRODUCTION

IN WIRELESS communication systems, several receiver topologies have been utilized, such as a heterodyne receiver, a zero-intermediate-frequency (IF) receiver, and a low-IF receiver. Among these topologies, the heterodyne receiver provides the best performance but requires analog blocks that consume considerable power [1]. Recently, the zero-IF receiver provides an efficient design in terms of cost, size, and power. However, it suffers from significant performance degradation due to dc offset and  $1/f$  noise [2], [3]. The low-IF receiver is one of the best candidates to overcome the problems in zero-IF receivers [4].

The block diagram of a low-IF receiver can be presented as shown in Fig. 1 [5]. The received radio frequency signal is converted into low-IF in-phase/quadrature-phase ( $I/Q$ ) signals, and then the image signal is suppressed with a complex polyphase bandpass filter. After the complex bandpass filter, the analog  $I$  and  $Q$  IF signals are converted into digital signals, and the second downconversion to the baseband is performed in the digital domain.

In the low-IF receiver, the analog-to-digital conversion can be performed by two Nyquist analog-to-digital converters (ADCs), by two low-pass sigma-delta ADCs, or by a quadrature bandpass sigma-delta ADC [6]. While the performance requirement for an ADC is relieved as moving to a lower IF frequency, the




Fig. 1. Block diagram of a low-IF receiver.




Fig. 2. Modified BPSDM architecture [9].

⊕ = Adder block in Fig. 2




Fig. 3. Architecture of five-stage TI BPSDM. (a) Time unfolded diagram of Fig. 2. (b) Adder-reuse scheme.

Manuscript received June 30, 2006; revised September 16, 2006. This work was supported by the Ministry of Information and Communication (MIC), Korea, under the Information Technology Research Center Support Program supervised by the Institute of Information Technology Advancement. This paper was recommended by Associate Editor M. Delgado-Restituto.

The authors are with the Electrical and Electronic Engineering Department, University of Yonsei, Seoul 120-749, Korea (e-mail: mhwon@gmail.com; gunhee@yonsei.ac.kr).

Digital Object Identifier 10.1109/TCSII.2006.888726

requirement for an image rejection filter is stricter. Therefore, the choice of the IF frequency is dependent on the tradeoff between image rejection and analog-to-digital conversion.

The bandpass sigma-delta modulator (BPSDM) is classified into continuous-time BPSDMs and discrete-time BPSDMs. The continuous-time BPSDM uses continuous-time noise-shaping filter for high-speed operation with lower power consumption




Fig. 4. Simplified circuit diagram of the adder stage for the  $I/Q$  channel TI BPSDM. (a) Adder 1. (b) Adder 2.

[7]. This approach requires a tuning scheme to set the resonance frequency of the noise-shaping filter to the desired IF frequency. In contrast, discrete-time BPSDMs can be a good candidate. However, the choice of IF frequency is limited due to the slew-rate (SR) limitation of the switched-capacitor (SC) circuits [8]. To overcome this SR limit, a time-interleaved (TI) BPSDM has been introduced in [9].

This brief proposes a multiplexing scheme that realizes an  $I/Q$ -channel TI BPSDM which reduces power consumption by sharing operational transconductance amplifiers (OTAs) for two modulators. Section II introduces the TI BPSDM, and Section III proposes the  $I/Q$ -channel TI BPSDM architecture. Section IV shows simulation results. Section V presents the experimental results from the fabricated chip. The conclusion is provided in Section VI.

## II. TI BPSDM

The conventional fourth-order BPSDM can be modified to a structure as shown in Fig. 2 by a simple rearrangement of state variable [9]. Then, the state variable  $\mathbf{s} = [u, v, w]^T$  can be expressed with an iterative equation as follows:

$$\mathbf{s}_i = \mathbf{A}\mathbf{s}_{i-2} + \mathbf{x}_i. \quad (1)$$

Here,  $x_i$  is the current input and  $\mathbf{A}$  represents a  $3 \times 3$  matrix that represents the coefficient  $k_1 \sim k_4$  in Fig. 2.

The structure shown in Fig. 2 can be unfolded along time, as shown in Fig. 3(a). Here,  $T$  is the sampling period, and the adder block represents the circuits enclosed by the dotted box in Fig. 2. Fig. 3(a) shows that one adder block should hold the result until two clock periods later. Once the adder block  $C$  retrieves the signal from the adder block  $A$  (bold line in Fig. 3), the adder block  $A$  may be reused to perform the addition at  $5T$ . This adder-reuse scheme forms a loop that consists of five adders, as shown in Fig. 3(b). The major advantage of the TI BPSDM is the relaxed SR requirement of the OTA by  $1/5$ . A more detailed explanation about TI BPSDM can be found in [9].

## III. PROPOSED $I/Q$ -CHANNEL TI BPSDM

The adder block shown in Fig. 2 can be implemented with SC circuits as shown in Fig. 4. In Fig. 4, for the  $I$  channel, all SC




Fig. 5.  $I/Q$ -channel signal path of the proposed architecture.




Fig. 6. Input/output signals of adder stages for  $I/Q$  channels.

circuits sample the input signals at  $\phi_1$  and transfer the charge to the feedback capacitors  $C_{7,8}$  at  $\phi_2$ . The OTAs are completely idle during the  $\phi_1$  phase. Therefore, the OTAs can be reused to process another channel during the  $\phi_1$  phase. In other words, the




Fig. 7. Proposed  $I/Q$ -channel TI BPSDM architecture (circuit diagram in each adder block is simplified to a single-ended circuit).

input signals of the  $I$  channel are sampled at  $\phi_1$  and transferred to the feedback capacitors at  $\phi_2$ , while the input signals of the  $Q$  channel are sampled at  $\phi_2$  and transferred to the feedback capacitor at  $\phi_1$ . Two feedback capacitors are reset alternatively. The signals with hats ( $\hat{x}$ ,  $\hat{u}$ ,  $\hat{v}$ , and  $\hat{w}$ ) represent signals for the  $Q$  channel while the others represent signals for the  $I$  channel. Here,  $\phi'_1$  and  $\phi'_2$  are the delayed versions of  $\phi_1$  and  $\phi_2$  clocks, respectively.

Fig. 5 shows the architecture of the proposed  $I/Q$ -channel TI BPSDM, which combines the five-stage TI BPSDM and the multiplexing scheme explained in Fig. 4. In Fig. 5, the adder  $A$  receives the input signal of the  $I$  channel  $x_0$  during the  $\phi_{1A}$  phase, and the output  $s_0$  is taken by the adder  $C$  at the  $\phi_{1C}$  phase. The output signal  $w_0$  is sent to the multiplexer of the  $I$  channel during  $\phi_{2A}$ . Here,  $\phi_{1A}$  and  $\phi_{2A}$  are internal clock

phases  $\phi_1$  and  $\phi_2$  for the adder  $A$ , respectively. In contrast to  $I$  channel, the adder  $A$  receives the input signal of the  $Q$  channel at the  $\phi_{2A}$  phase. All clock phases for the  $Q$  channel signal are opposite of the clock phases for the  $I$  channel. In Fig. 5, the solid lines represent signal paths for the  $I$  channel and the dotted lines represent signal paths for the  $Q$  channel.

Fig. 6 shows the input and the output of each adder stage along time. Here, the white part and the gray part represent the  $\phi_1$  phase and the  $\phi_2$  phase of each adder stage, respectively. The arrow lines represent the signals from an adder stage to the other. Only  $I$ -channel signals are shown in Fig. 6 for simplicity. For the  $Q$  channel, the adder output at  $\phi_1$  (the white part in output section) is fed to the corresponding adder input at  $\phi_2$  (the gray part in the input section). For example,  $\hat{s}_0$  from the output of the adder  $A$  is fed to the input of the adder  $C$  and summed with




Fig. 8. Simulation results of the adder circuit with parasitic capacitance and finite OTA gain for crosstalk effects. (a) Circuit diagram. (b) Crosstalk effect.

$\hat{x}_2$ . Based on Figs. 5 and 6, the  $I/Q$ -channel TI BPSDM can be implemented with five adder stages which form recursive loops, as shown in Fig. 7.

In Fig. 7, the output of each stage is fed to the input of the adder block of the stage that comes after the next stage. For the  $I$  channel, the input signal  $x$  is distributed to each stage ( $x_{Ai}$ ,  $x_{Bi}$ ,  $x_{Ci}$ ,  $x_{Di}$ , and  $x_{Ei}$ ) and sampled with five-phase sampling clocks ( $\phi_{A1}$ ,  $\phi_{B1}$ ,  $\phi_{C1}$ ,  $\phi_{D1}$ , and  $\phi_{E1}$ ) of each stage. Outputs from each stage are selected at the end of  $\phi_2$  for the  $I$  channel and at the end of  $\phi_1$  for the  $Q$  channel in a sequence of  $A \rightarrow B \rightarrow C \rightarrow D \rightarrow E \rightarrow A$ .

#### IV. SIMULATION RESULTS

The proposed  $I/Q$ -channel TI BPSDM has been designed for a 10.7-MHz IF system using a 0.35- $\mu\text{m}$  CMOS process. The input frequency is 10.7 MHz, and the clock frequency is 8.56 MHz, while the effective sampling frequency is 42.8 MHz for both channels. A fully differential folded-cascode OTA [10] is designed with open loop gain of 69 dB, gain-bandwidth product of 316 MHz, phase margin of  $57^\circ$ , and SR of  $175\text{ V}/\mu\text{s}$  with a 1.25-pF load capacitor. The capacitor values in the SC adder are 0.25 pF for  $C_{1,3,4,6}$  and 0.5 pF for  $C_{2,5,7,8}$ .

Since two channels share one OTA, there exists inter-channel crosstalk [11]. The major source of the crosstalk is residual charge stored in the input parasitic capacitance of the OTA, as shown in Fig. 8(a). Considering parasitic capacitance  $C_p$  and the finite OTA gain  $A_v$ , the crosstalk in an adder stage can be obtained as follows:

$$v_{\text{out}}|_{\text{Ich}} = \frac{C_1}{C_2(1 - 1/A_v)} v_{\text{in}}|_{\text{Ich}} + \frac{C_p}{C_2(1 - A_v)} v_{\text{out}}|_{\text{Qch}}. \quad (2)$$

Fig. 8(b) shows the simulated crosstalk of one adder stage. The crosstalk increases as the parasitic capacitance increases. The




Fig. 9. Microphotograph of the fabricated chip.




Fig. 10. Input level versus SNDR from the fabricated chip.

crosstalk effect of the parasitic capacitance is decreased as the OTA gain increases.

The other major source of the crosstalk is the nonideality of the common-mode feedback (CMFB) circuits. The CMFB samples the output common-mode signal at  $\phi_1$  and then feeds it back at  $\phi_2$ . Therefore, the common-mode voltages for each channel are not equal. Moreover, the mismatch in the common-mode detector makes it sample some portion of the differential signal, and it is fed to other channel. The simulated crosstalk due to CMFB without mismatch was 10 dB.

#### V. EXPERIMENTAL RESULTS

The test chip was fabricated with a 0.35- $\mu\text{m}$  CMOS process. Fig. 9 shows the microphotograph of the fabricated chip. In Fig. 9, five stages are placed in the sequence of  $A \rightarrow C \rightarrow E \rightarrow B \rightarrow D$ . These sequences make the architecture to be performed with the condition of minimum paths for  $I/Q$ -channel signals of all stage. The total silicon area is  $1.78\text{ mm}^2$ .

Fig. 10 shows the measured signal-to-noise distortion ratio (SNDR) with respect to input signal magnitude, and the peak SNDR is 73 dB. Fig. 11 shows the measured  $I$ -channel output spectrum when a 10.7-MHz signal is applied for the  $I$  channel while a 10.9-MHz signal of same magnitude is applied to the  $Q$  channel. The 10.9-MHz signal appears in the output of  $I$  channel due to crosstalk. The measured inter-channel crosstalk is -48 dB.

Table I summarizes the performance of the proposed  $I/Q$ -channel five-stage TI BPSDM along with the ones of the




Fig. 11. Measured  $I$ -channel output spectrum with crosstalk effect (for  $v_{in} = 0.8$  V<sub>p-p</sub>,  $f_{in-I} = 10.7$  MHz,  $f_{in-Q} = 10.9$  MHz,  $f_s = 42.8$  MHz, and  $f_{clk} = 8.56$  MHz).

TABLE I  
COMPARISON AMONG THE PROPOSED  $I/Q$ -CHANNEL TI BPSDM  
AND OTHER BPSDMs

Design	This work	[13]	[14]	[15]
Technology	0.35 $\mu$ m CMOS	0.35 $\mu$ m CMOS	0.35 $\mu$ m CMOS	0.25 $\mu$ m CMOS
Number of channel	2	1	1	1
Input frequency	10.7 MHz	10.7 MHz	10.7 MHz	10.7 MHz
Effective sampling frequency	42.8 MHz	42.8 MHz	42.8 MHz	42.8 MHz
Clock frequency	8.56 MHz	21.4 MHz	42.8 MHz	7.13 MHz
Signal bandwidth	200 kHz	200 kHz	200 kHz	200 kHz
Order	4	2	6	4
Peak SNDR	73 dB	42.3 dB	61 dB	59.5 dB
Core area	1.78 mm <sup>2</sup>	1.3 mm <sup>2</sup>	1 mm <sup>2</sup>	2.91 mm <sup>2</sup>
Power supply	3.3 V	1 V	3.3 V	1 V
Power consumption	61 mW*	12 mW	76 mW	8.45 mW
FOM	141	114	125	133

\* includes the clock generator

other reported BPSDMs. It provides the figure-of-merit (FOM) that is defined as follows [12]:

$$\text{FOM} = \text{DR}_{\text{dB}} + 10 \log \left( \frac{\text{BW}}{P} \right). \quad (3)$$

Here,  $\text{DR}_{\text{dB}}$ ,  $\text{BW}$ , and  $P$  represent the dynamic range, signal bandwidth, and the power consumption per channel, respectively. Although the proposed  $I/Q$ -channel TI BPSDM occupies

a larger area than a conventional BPSDM does, it is smaller than the area for two conventional modulators in [13]–[15].

## VI. CONCLUSION

This brief proposed a multiplexing scheme to implement the  $I/Q$ -channel TI BPSDM as an extension of the five-stage TI BPSDM for a low-IF receiver. The experimental results show 73-dB peak SNDR and  $-48$  dB inter-channel crosstalk. The proposed architecture occupies smaller area and consumes lower power than two conventional modulators. The crosstalk can be improved further with increased OTA gain and reduced input parasitic capacitance.

## REFERENCES

- [1] L. Lessing, *Man of High Fidelity: Edwin Howard Armstrong, A Biography*. New York: Bantam, 1969.
- [2] A. A. Abidi, "Direct-conversion radio transceiver for design communications," *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp. 1399–1410, Dec. 1995.
- [3] B. Razavi, "Design considerations for direct-conversion receivers," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 44, no. 6, pp. 428–435, Jun. 1997.
- [4] J. Crols and M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp. 1483–1492, Dec. 1995.
- [5] —, "Low-IF topologies for high-performance analog front ends of fully integrated receivers," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 45, no. 3, pp. 269–282, Mar. 1998.
- [6] F. Henkel, U. Langmann, A. Hanke, S. Heinen, and E. Wagner, "A 1-MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1628–1635, Dec. 2002.
- [7] O. Shoaie and M. Snelgrove, "optimal (bandpass continuous-time) sigma-delta modulator," in *Proc. IEEE Int. Symp. Circuits Syst.*, 1994, vol. 5, pp. 489–492.
- [8] P. Malcovati, S. Briqati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschiroto, "Behavioral modeling of switched-capacitor sigma-delta modulators," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 3, pp. 352–364, Mar. 2003.
- [9] M. Kwon, J. Lee, and G. Han, "A time-interleaved recursive loop bandpass delta-sigma modulator for a digital IF CDMA receiver," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 7, pp. 389–393, Jul. 2005.
- [10] D. A. Johns and K. Martin, *Analog Integrated Circuit Design*. New York: Wiley, 1997.
- [11] C. M. Zierhofer, "Analysis of a switched-capacitor second-order delta-sigma modulator using integrator multiplexing," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 8, pp. 787–791, Aug. 2006.
- [12] R. Schreier and G. G. Temes, *Understanding Delta-Sigma Data Converters*. Piscataway, NY: IEEE Press, 2005.
- [13] T. Salo, S. Lindfors, and K. A. I. Halonen, "A double-sampling SC-resonator for low voltage bandpass  $\Sigma\Delta$ -modulators," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 12, pp. 737–747, Dec. 2002.
- [14] P. Cusinator, D. Tonietto, F. Stefani, and A. Baschiroto, "A 3.3-V CMOS 10.7-MHz sixth-order bandpass  $\Sigma\Delta$  modulator with 74-dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 36, no. 4, pp. 629–638, Apr. 2001.
- [15] C. Kuo and S. Liu, "A 1-V 10.7-MHz fourth-order bandpass  $\Delta\Sigma$  modulators using two switched opamps," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 2041–2045, Nov. 2004.