
NYU-6463-RV32I Processor Design Project

Sikang Yang(sy3245)


Wei Wang(2385)

Zhuo Xu (zx1412)

NYU Tandon School of Engineering

12/12/2021


- 1. Complete design datapath**
- 2. FSM diagram for multi-cycle control**
- 3. Justification on the correctness of design**
 - 3.1. ALU
 - 3.2. Choose from ALU Results
 - 3.3. Control Unit
 - 3.4. Program Counter Register
 - 3.5. Register File
 - 3.6. Instruction Memory
 - 3.7. Data Memory
- 4. Future improvements and optimization**
- 5. Performance and area analysis of design**
- 6. Description of high-level test-cases in assembly**
- 7. Videos**



2. FSM diagram for multi-cycle control

In the control Unit, the FSM is divided into 5 stages: Pre_stg, DM_stg, PC_stg, IM_stg and stop_stg. Pre_stage is the stage that processes the command in Register File, PC_stage is the stage that processes the data in Program Counter Register, DM_stage is the stage that possesses the command in Data Memory and IM_stage is the stage that processes the command in Instruction Memory. Stop_stg is just the stage when the control Unit receives the signal of reset. In every stage, when the stop_f is not 1 and with one clock cycle, the FSM will move to the next stage. If there is a stop_f signal, no matter what stage current is, the FSM will go to stop_stg, in this stage, the processor stop working and waiting for the stop_f to be 0 again, when the signal become 0, the FSM will start from the Pre_stg again.

The whole FSM is designed with the data flow of the processor. When the processor is working, data will first flow to Register File which is the pre_stg, after that data that is out from Register File and ALU will go to the Data Memory which is the DM_stg. Then the data will flow to Program Counter which is the PC_stg and finally, the data will flow to Instruction Memory which is the IM_stg.



3. Justification on the correctness of design

3.1 ALU:

The ALU is tested by testbench with multiple arithmetic operations as well as shift operations and SLT, SLTU operations. The testbench then compares the result with the expectation, report error if mismatched

Operations:

ADD: $10 + 4 = 14$

SUB: $14 - 14 = 0$

AND: 1010 and $0100 = 0000$

OR: 1010 or $0100 = 1110$

XOR: 1010 xor $0100 = 1110$

SLL: 11110000 sll $4 = 111100000000$


SRL: 11110000 srl $4 = 1111$

SRA: $X"000000FA"$ sra $X"00000004" = X"A000000F"$

SLTU: $rs1 = 14, rs2 = 15, rd = 1$

SLT: $rs1 = 14, rs2 = 15, rd = 1$

simulation screenshots and explanations of low-level test cases:



Immediate Generator:

The immediate generator is tested by a testbench that gives different instructions and input immediate values from instructions, then the testbench checks the output to see if it matches the expected output.

We created vast test cases, for the case of brevity, we will only give a few examples from those test cases.

I type: Load Word

Input immediate = X"00000D0D"

Output immediate = X"FFFFFFD0D"

S type: SB

Input immediate = X"00000A99"

Output immediate = X"FFFFFFA99"

All the test cases passed in our simulation.


Simulation Result:



3.2 ALU Results:

The ALU_Results unit will call the corresponding ALU functionalities and set the flags for ALU operation according to the instructions saved in the instruction memory file. ALU_control port could be set to 0000; 0001; 0010; 0011; 0100; 0101; 0110; 0111; 1000 and 1001, which represent ADD, SUB SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND instructions

for ALU. The control unit will set the appropriate control flag for ALU_Results.



3.3 Control Unit:

For the control Unit, The inputs are clk, rst, instruction and branch comparison result. The outputs are signals to memories, muxes, and other components of the processor.





At the beginning, the system will read the opcode, funct3 and funct7 from instruction and perform the signal processing. Then, the system will first determine if there will be alu output or bc output. Then, it will record the rs1, rs2 and rd values. After that, the system will determine the data that will be input to the ALU by controlling two muxes before ALU. Then, with the opcode, the system will determine the immed value and if the register file uses the value from ALU or from Data Memory. With the input signal of BC, the system will determine the pc_mux output with the opcode.

After that, the system will process the reset signal, if there is an rst signal, the system will raise a stop flag.

Then, it will be the FSM stages. There are four stages of the FSM: Pre_stage, PC_stage, IM_stage, DM_stage. Pre_stage is the stage that processes the command in Register File, PC_stage is the stage that processes the data in Program Counter Register, DM_stage is the stage that possesses the command in Data Memory and IM_stage is the stage that processes the command in Instruction Memory.


In the test bench of the control Unit, I set one clock cycle to be 10 ns to make sure the time response for processing each instruction is enough. Then I reset the Control Unit variables and process some testing commands that include multiple combinations of input and all the output variables are covered. The responses of the Control Unit are the same as I expected, so I can make sure the control unit is working correctly.

The testing results are attached below:



3.4 Program Counter Register


For the program Counter Register. This is a 32-bit register that contains the address of the next instruction to be executed by the processor. Upon reset, this will equal the start address of instruction memory (0x01000000). Port advcounter is a control signal to advance PC. Port next_addr is the control signal to select PC address input from 1 to 4. The starting address is X"01000000".



```
# send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window; if you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL cons
# }
# }
# run 1000ns
Note: Test passed successfully!
Time: 762 ns, Iterations: 0, Success: 100%, DOI: /tcltest_0 -ltn: {format: 1} 13/1E1:6.662Printout:E1:6.662Printout:precision: 1/gnuDC: To: lshd
```


3.5 Register File

This block contains 32 32-bit registers. The register file supports two independent register reads and one register write in one clock cycle. 5 bits are used to address each register. We defined a Register_Type which is an array of 32 32-bit registers, then use process block to read and write from them.



3.6 Instruction Memory

The instruction memory is initialized to contain the program to be executed. Instruction memory width is 4 bytes (32-bits). Our Instruction memory can contain up to 512 32 bits instructions. The instructions are read from a memory file. Before running the code please change the path to the memory file to the path specific to your computer. The memory file will contain the instructions needed to run. We used `readline()` from `std.textio` and `hread()` from `ieee.std_logic_textio` to do read from memory file.



3.7 Data Memory:


The correctness of Data Memory is verified by testbench that performs storing, reading and resetting operations. The testbench first verifies the correctness by storing data into different places by using various addresses, then reads the data according to the storing addresses and compares the data read with the expected value.

Address: *X"80000000" contains X"11abcdef"*
X"80000008" contains X"11abcdef"
X"80000011" contains X"00000011"
X"80000012" contains X"00002333"


simulation screenshots and explanations of low-level test cases:

All the read and write modules function appropriately, the Data Memory supports all the byte-addressing operations.

The writing state:



The reading state:



5. Performance and area analysis of design

After complete the program, we did synthesis and get the report from Vivado:


Primitives

Ref Name	Used	Functional Category
OBUF	32	IO

```
/home/zx1412/EL6463Project/EL6463Project.runs/synth_1/RV32IProcessor_utilization_synth.rpt
```

1	Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
2	
3	Tool Version : Vivado v.2019.3 (lin64) Build 2405991 Thu Dec 6 23:36:41 MST 2018
4	Date : Fri Dec 17 23:12:39 2021
5	Host : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
6	Command : report_utilization -file RV32IProcessor_utilization_synth.rpt -pb RV32IProcessor_utilization_synth.pb
7	Design : RV32IProcessor
8	Device : 7v485tffg1157-1
9	Design State : Synthesized
10	
11	Utilization Design Information
12	
13	Table of Contents
14	
15	-----
16	1. Slice Logic
17	1.1. Summary of Registers by Type
18	2. Memory
19	3. DSP
20	4. IO and GT Specific
21	5. Clocking
22	6. Specific Feature
23	7. Primitives
24	8. Block Buses
25	9. Instantiated Netlists
26	
27	1. Slice Logic
28	-----
29	
30	Site Type Used Fixed Available Util%
31	-----
32	-----
33	Slice LUTs* 0 0 303600 0.00
34	LUT as Logic 0 0 303600 0.00
35	LUT as Memory 0 0 130800 0.00
36	Slice Registers 0 0 607200 0.00
37	Register as Flip Flop 0 0 607200 0.00
38	Register as Latch 0 0 607200 0.00
39	F7 Muxes 0 0 151800 0.00
40	F8 Muxes 0 0 75900 0.00
41	-----
42	*Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
43	
44	
45	1.1. Summary of Registers by Type
46	-----
47	-----
48	Total Clock Enable Synchronous Asynchronous
49	-----
50	-----
51	0 - - -
52	0 - - Set
53	0 - - Reset
54	0 - Set -
55	0 - Reset -
56	0 Yes - -
57	0 Yes - Set
58	0 Yes - Reset
59	0 Yes Set -
60	0 Yes Reset -
61	-----
62	
63	

Resource	Utilization	Available	Utilization %
IO	32	600	5.33




Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.241 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.3°C
 Thermal Margin: 59.7°C (41.1 W)
 Effective θ_{JA} : 1.4°C/W
 Power supplied to off-chip devices: 0 W
 Confidence level: High

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



/home/zt412/EL6463Project/EL6463Project.runs/synth_1/RV32IProcessor_utilization_synth.rpt

Q [Icons]

60	0 Yes Reset -
61	-----
62	
63	2. Memory
64	-----
65	
66	
67	Site Type Used Fixed Available Util%
68	-----
69	Block RAM Tile 0 0 1030 0.00
70	RAMB36/FIFO* 0 0 1030 0.00
71	RAMB18 0 0 2060 0.00
72	-----
73	* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
74	
75	
76	3. DSP
77	-----
78	
79	
80	Site Type Used Fixed Available Util%
81	-----
82	DSPs 0 0 2800 0.00
83	-----
84	
85	
86	4. IO and GT Specific
87	-----
88	
89	
90	Site Type Used Fixed Available Util%
91	-----
92	Bonded IOB 32 0 600 5.33
93	Bonded IPADs 0 0 62 0.00
94	Bonded OPADs 0 0 40 0.00
95	PHY_CONTROL 0 0 14 0.00
96	PHASER_REF 0 0 14 0.00
97	OUT_FIFO 0 0 56 0.00
98	IN_FIFO 0 0 56 0.00
99	IDELAYCTRL 0 0 14 0.00
100	IBUFDS 0 0 576 0.00
101	GTXE2_COMMON 0 0 5 0.00
102	GTXE2_CHANNEL 0 0 20 0.00
103	PHASER_OUT/PHASER_OUT_PHY 0 0 56 0.00
104	PHASER_IN/PHASER_IN_PHY 0 0 56 0.00
105	IDELAYE2/IDELAYE2_FINEDELAY 0 0 700 0.00
106	ODELAYE2/ODELAYE2_FINEDELAY 0 0 700 0.00
107	IBUFDS_GTE2 0 0 10 0.00
108	ILOGIC 0 0 600 0.00
109	OLOGIC 0 0 600 0.00
110	-----
111	
112	
113	
114	5. Clocking
115	-----
116	
117	Site Type Used Fixed Available Util%
118	-----
119	BUFGCTRL 0 0 32 0.00
120	BUFIO 0 0 56 0.00
121	MMCM2_ADV 0 0 14 0.00
122	PLL2_ADV 0 0 14 0.00
123	-----

```

111 +-----+-----+-----+-----+
112
113
114 5. Clocking
115 -----
116
117 +-----+-----+-----+-----+
118 | Site Type | Used | Fixed | Available | Util% |
119 +-----+-----+-----+-----+
120 | BUFGCTRL | 0 | 0 | 32 | 0.00 |
121 | BUFIO | 0 | 0 | 56 | 0.00 |
122 | MMCME2_ADV | 0 | 0 | 14 | 0.00 |
123 | PLLE2_ADV | 0 | 0 | 14 | 0.00 |
124 | BUFMRCE | 0 | 0 | 28 | 0.00 |
125 | BUFHCE | 0 | 0 | 168 | 0.00 |
126 | BUFR | 0 | 0 | 56 | 0.00 |
127 +-----+-----+-----+-----+
128
129
130 6. Specific Feature
131 -----
132
133 +-----+-----+-----+-----+
134 | Site Type | Used | Fixed | Available | Util% |
135 +-----+-----+-----+-----+
136 | BSCANE2 | 0 | 0 | 4 | 0.00 |
137 | CAPTUREE2 | 0 | 0 | 1 | 0.00 |
138 | DNA_PORT | 0 | 0 | 1 | 0.00 |
139 | EFUSE_USR | 0 | 0 | 1 | 0.00 |
140 | FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
141 | ICAPE2 | 0 | 0 | 2 | 0.00 |
142 | PCIE_2_1 | 0 | 0 | 4 | 0.00 |
143 | STARTUPE2 | 0 | 0 | 1 | 0.00 |
144 | XADC | 0 | 0 | 1 | 0.00 |
145 +-----+-----+-----+-----+
146
147
148 7. Primitives
149 -----
150
151 +-----+-----+-----+-----+
152 | Ref Name | Used | Functional Category |
153 +-----+-----+-----+-----+
154 | OBUF | 32 | IO |
155 +-----+-----+-----+-----+
156
157
158 8. Black Boxes
159 -----
160
161 +-----+-----+
162 | Ref Name | Used |
163 +-----+-----+
164
165
166 9. Instantiated Netlists
167 -----
168
169 +-----+-----+
170 | Ref Name | Used |
171 +-----+-----+
172
173
174

```

In the report, we can see that the utilization of the register and mux are good, there are still enough registers and mux that can be used. However in our design, there is a main problem which is the ALU. The efficiency of ALU is low, because in ALU, we have too many small units in ALU and that causes the low efficiency. These designs will cause long access time and big power consumption. Also small units design will need more space when making design into hardware.

6. Description of high-level test-cases in assembly

In the high-level test, we use 2 programs in assembly code: Find the Nth Fibonacci Number and Find the recursive sum of number N.

For the program of Finding the recursive sum of number N, the assembly code is:

START:

```
add t3,x0,x0
add t31,x0,x0
add t30,x0,x0
add t29,x0,x0
add t4,x0,x0
addi t1,x0,10
jal t31, MAIN
```

HALT:

```
add t3,x0,x0
add t31,x0,x0
add t30,x0,x0
add t29,x0,x0
add t4,x0,x0
ECALL
```

MAIN:

```
addi t3, t31, 0
jal t31, PUSH
addi t4, x0, 2
blt t1, t4, ADD_ONE
add t3, x0, x1
jal t31, PUSH
addi t1, t1, -1
jal t31, MAIN
jal t31, POP
add t29, t29, t3
addi $3, x0, 0
beq t3, x0, ADD
```

ADD_ONE:

```
addi t29, x0, 1
```

ADD:

```
jal t31, POP
```



```

        add t31, x0, t3
        jalr x0, t31, 0

PUSH:
        addi t30, t30, 4
        sw   t30, t3, 0
        jalr x0, t31, 0

POP:
        lw   t3, t30, 0
        addi t30, t30, -4
        jalr x0, t31, 0

SWAP:
        add t3, x0, t1
        add t1, x0, t2
        add t2, x0, t3
        add t3, x0, x0
        jalr x0, t31, 0

```

In this program, After Initialization, we define t31 as the return address, t30 as the pointer of the stack, t29 as the return value, t1 as the input of N. When the program starts, it will jump to the main function and according to the number of N, it will push a new process in the stack, until it reaches the number of recursive calls. Then it will do the addition for every recursive process, after addition, the result will be saved and the recursive process will be popped. When all the recursive processes are popped, the process is finished and the result will be in the t29. The instruction code after translated from the assembly code are:

```

0000000000000000000000000110110011
000000000000000000000000011110110011
000000000000000000000000011100110011
000000000000000000000000011010110011
00000000000000000000000001000110011
000000001010000000000000010010011
00000001110000000000011111101111
0000000000000000000000000110110011
000000000000000000000000011110110011
000000000000000000000000011100110011
000000000000000000000000011010110011
00000000000000000000000001000110011
00000000000000000000000001110011
000000000000000000000000011010110011
00000000000000000000000001000110011
00000000000000000000000001110011
00000011110000000000011111101111
00000000001000000000001000010011
00000010010000001100001001100011
00000000000100000000000110110011
00000010110000000000011111101111

```

```

111111111100001000000010010011
11111100101111111111110111
0000001011000000000011111111
000000011101000110001101010011
0000000000000000000000110010011
00000000001100000000000101100011
00000000000000000000011010010011
000000011000000000000111111111
0000000000110000000001111110011
00000000000011111000000001100111
0000000000100111011111100010011
00000000000111110010000000100011
000000000000111110010000110000011
111111110011110000111100010011
00000000000001111100000000110011
000000000000100000000000010110011
000000000000000010000000010110011
000000000000000011000000100110011
000000000000000011000000100110011
000000000000000000000000110110011
000000000000011111000000001100111

```

For the Program of Find the Nth Fibonacci Number, the assembly code are:

```

addi t5,x0, 6
addi t1,x0,1
addi t2,x0,0
addi t3,x0,0
addi t4,x0,1
FOR:
    add t3, t1, t2
    add t2, x0, t1
    add t1, x0, t3
    addi t4, t4, 1
    blt t4, t5, FOR
HALT:
    ecall

```

In this program, N is stored in t5, and we have t1 and t2 as calculation variables, the answer is stored in t3, the counter of the For loop i is stored in t4. First, we initialize all the variables we need, then we get into a For loop. In this loop, we are finding the Fibonacci Number of the current i and store the results to calculate variable t1 and t2. Everytime it gets into a new iteration, we will add the t1 and t2 together to get a new Fibonacci Number into t3. When the iteration number is larger or equal to the max iteration number i, the program will stop and the result is stored in t3. The instruction code translated from the assembly code are:

```
00000000011000000000001010010011
00000000000100000000000010010011
000000000000000000000000100010011
000000000000000000000000110010011
00000000000100000000001000010011
00000000000010001000000110110011
000000000001000000000000100110011
00000000001100000000000010110011
00000000000100100000001000010011
00000000000100100000001000010011
1111110010100100100100011100011
00000000000000000000000001110011
```

7. Future Improvement and Optimization

Our works, though very close to our expectations, still need further improvements. For example, there are still a few glitches that we do not have time to fix, and our test cases may not be comprehensive enough to test all the possible situations. Thus, further refinement of our project is still needed.

Additionally, due to the inconvenience of meeting in person under the context of the pandemic, we have to design our codes in a highly modular way to assemble all the pieces of codes that come from different group members. This design style caused a decrease in performance. Many modules can be integrated to reduce the access time of our project. For instance, the branching module and the Control Unit can be merged into one module.

8. Videos

https://drive.google.com/drive/folders/1oDY3a3IZh_6S19pMCgP6lekH2gpGUZ_c?usp=sharing