此部分参考了网络文章https://blog.csdn.net/u012336567/article/details/51867766?ops_request_misc=&request_id=&biz_id=102&utm_term=archlab&utm_medium=distribute.pc_search_result.none-task-blog-2~all~sobaiduweb~default-1-51867766.first_rank_v2_pc_rank_v29&spm=1018.2226.3001.4187

实验之前

按照说明安装yas和yis错误

```
1 yum install flex
2 yum install flex-devel
3 yum install tk
4 yum install tcl
```

PartA

```
1 /*
   * Architecture Lab: Part A
    * High level specs for the functions that the students will rewrite
    * in Y86-64 assembly language
    */
6
7
   /* $begin examples */
9 /* linked list element */
   typedef struct ELE {
       long val;
11
       struct ELE *next;
12
   } *list_ptr;
13
14
   /* sum_list - Sum the elements of a linked list */
   long sum_list(list_ptr ls)
   {
17
       long val = 0;
18
19
       while (ls) {
           val += ls->val;
20
           ls = ls \rightarrow next;
21
22
       return val;
23
24 }
```

```
25
   /* rsum_list - Recursive version of sum_list */
   long rsum_list(list_ptr ls)
   {
28
       if (!1s)
29
           return 0;
       else {
           long val = ls->val;
           long rest = rsum_list(ls->next);
           return val + rest;
36
   /* copy_block - Copy src to dest and return xor checksum of src */
38
   long copy_block(long *src, long *dest, long len)
39
40
       long result = 0;
41
       while (len > 0) {
42
           long val = *src++;
43
           *dest++ = val;
44
           result ^= val;
45
           len--;
46
47
       return result;
48
   }
49
50 /* $end examples */
```

打开example.c, 易得ELE结构是链表, sum_list()是链表求和, rsum_list(list_ptr ls)是递归链表求和, copy_block(long *src, long *dest, long len)是复制数组。

sum.ys

```
#Execution begins at address 0, written by peanwang仿照csapp p254编写

pos 0

irmovq stack, %rsp

call main

halt

# Sample linked list从实验说明获取测试数据

align 8

ele1:
```

```
9
          .quad 0x00a
          .quad ele2
10
  ele2:
11
          .quad 0x0b0
12
          .quad ele3
13
  ele3:
14
          .quad 0xc00
15
          .quad 0
16
   #This is main function ele1为链表头作第一个参数
17
   main:
18
          irmovq ele1, %rdi
19
          call sum_list
20
           ret
21
   #long sum_list(list_ptr ls)
23
   sum list:
           irmovq $0,%rax #将返回值初始化为0
24
           jmp test
26
   loop:
27
       mrmovq 0(%rdi),%rsi
28
       addq %rsi,%rax #val += ls->val;
29
       mrmovq 8(%rdi),%rsi
30
       rrmovq %rsi,%rdi #ls = ls->next;
32
   #test为跳转条件判断
34
   test:
       andq %rdi, %rdi #因为链表尾地址为0
       jne loop #jne是一个条件转移指令。不相等或非0则跳转,即等效于while (ls)的效果
36
37
       ret
38
39
40
   #stack starts here and grows to lower addresses
          .pos 0x200
41
  stack:
42
43
```

```
[xze@localhost misc]$ ./yas ./sum.ys
[xze@localhost misc]$ ./yis sum.yo
Stopped in 29 steps at PC = 0x13. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%rax:
        0x000000000000000
                                0x0000000000000cba
%rsp:
        0x000000000000000
                                0x0000000000000200
Changes to memory:
                                0x000000000000005b
0x01f0: 0x0000000000000000
0x01f8: 0x0000000000000000
                                0x0000000000000013
[xze@localhost misc]$
```

rsum.ys

```
1 #Execution begins at address 0, written by peanwang 仿照csapp p254编写
2
          .pos 0
          irmovq stack,%rsp
3
          call main
4
          halt
5
  # Sample linked list从实验说明获取测试数据
          .align 8
7
  ele1:
          .quad 0x00a
9
          .quad ele2
10
  ele2:
11
          .quad 0x0b0
12
          .quad ele3
13
14
  ele3:
15
          .quad 0xc00
          .quad 0
16
  #This is main function ele1为链表头作第一个参数
   main:
          irmovq ele1,%rdi
19
          call rsum_list
20
          ret
21
   #long sum_list(list_ptr ls)
   rsum_list:
          pushq %r14
24
          irmovq $0, %rax//返回值初始化为0
          andq %rdi,%rdi//判断返回条件,即是否为最后一个元素
26
          je return
27
          mrmovq 0(%rdi), %r14 //r14存储结点值
28
```

```
29 mrmovq 8(%rdi), %rdi //存储结点地址
30 call rsum_list
31 addq %r14, %rax
32
33 return:
34 popq %r14
35 ret
36
37
#stack starts here and grows to lower addresses
38 .pos 0x200
39 stack:
```

测试结果正确,思路就是模仿递归,递归就是在条件成立情况下不断入栈,然后返回局部的结果

```
[xze@localhost misc]$ ./yas ./rsum.ys
[xze@localhost misc]$ ./yis rsum.yo
Stopped in 42 steps at PC = 0x13. Status 'HLT', CC Z=0 S=0 0=0
Changes to registers:
%rax:
        0x000000000000000
                                 0x0000000000000cba
%rsp:
        0x000000000000000
                                 0x0000000000000200
Changes to memory:
0x01b8: 0x00000000000000000
                                 0x0000000000000000
0x01c0: 0x0000000000000000
                                 0x00000000000000090
0x01c8: 0x0000000000000000
                                 0x0000000000000b0
0x01d0: 0x00000000000000000
                                 0x00000000000000090
0x01d8: 0x0000000000000000
                                 0x0000000000000000
0x01e0: 0x00000000000000000
                                 0x00000000000000090
0x01f0: 0x00000000000000000
                                 0x00000000000005b
0x01f8: 0x00000000000000000
                                 0x0000000000000013
[xze@localhost misc]$
```

copy.ys

```
.quad 0x0b0
10
           .quad 0xc00
11
   # Destination block
   dest:
13
           .quad 0x111
14
           .quad 0x222
15
           .quad 0x333
16
17
   main:
           irmovq src, %rdi//原链表
18
           irmovq dest, %rsi//目的链表
19
           irmovq $3, %rdx//rdx存储链表长度len
20
           call copy_block//调用
21
           ret
22
23
24
   copy_block:
25
           pushq %r12
           pushq %r13
26
           pushq %r14
                                   //因为y86某些操作不支持立即数,将要用的立即数保存
27
           irmovq $1, %r13
28
           irmovq $8, %r14
29
           irmovq $0, %rax #result初值设为0
30
           jmp loop_test
   loop:
32
           mrmovq 0(%rdi), %r12 #r12作为中间变量
33
           addq %r14, %rdi
                                 #src++
           rmmovq %r12, (%rsi)
                                \#*dest = *(src - 1)
           addq %r14, %rsi
                                 #dest++
36
           xorq %r12, %rax
           subq %r13, %rdx
                                 //len--
38
   loop_test:
39
           andq %rdx, %rdx #测试len是否为0,不为0则继续循环
40
           jg loop
41
           popq %r14
42
           popq %r13
43
44
           popq %r12
           ret
45
        .pos
                0x300
46
    Stack:
47
```

测试结果如下,观察到111,222,333储存内容变化

```
[xze@localhost misc]$ ./yas ./copy.ys
[xze@localhost misc]$ ./yis copy.yo
Stopped in 45 steps at PC = 0x13. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%rax:
       0x0000000000000000
                                0x0000000000000cba
%rsp:
        0x0000000000000000
                                0x000000000000300
%rsi:
      0x00000000000000000
                                0x00000000000000048
%rdi: 0x0000000000000000
                                0x0000000000000030
Changes to memory:
0x0030: 0x0000000000000111
                                0x0000000000000000
0x0038: 0x0000000000000222
                                0x0000000000000b0
0x0040: 0x0000000000000333
                                0x00000000000000000
0x02f0: 0x0000000000000000
                                0x00000000000000ca
0x02f8: 0x0000000000000000
                                0x0000000000000013
[xze@localhost miscl$
```

PartB

根据说明,即添加iaddq指令,立即数与寄存器相加 参考书中图4.18,特别是OPq和irmovq两个指令,写出5个阶段 然后OPQ所在地方添加IIADDQ,然后是用到valC,并且只用一个寄存器,所以只有srcB

fetch	<pre>icode:ifun<-M1[PC] instr_valid rA,rB<-M1[PC+1] need_regids need_valC valC<-M1[PC+2]need_valC ValP<-PC+10</pre>
decode	valB<-R[rB] srcB:rb dstE:rb(opq)
execute	ValE<-ValB+ValC alu:valC,alu:valB;set_cc
memory	
writeback	R[rB]<-ValE PC<-valP

```
8 ## The file contains a declaration of the icodes
  ## for iaddq (IIADDQ)
  ## Your job is to add the rest of the logic to make it work
  C Include's. Don't alter these
  14
  quote '#include <stdio.h>'
  quote '#include "isa.h"'
  quote '#include "sim.h"'
  quote 'int sim_main(int argc, char *argv[]);'
  quote 'word_t gen_pc(){return 0;}'
  quote 'int main(int argc, char *argv[])'
  quote ' {plusmode=0;return sim main(argc,argv);}'
  Declarations. Do not change/remove/delete any of these
  24
  ##### Symbolic representation of Y86-64 Instruction Codes #############
  wordsig INOP
               'I NOP'
  wordsig IHALT
               'I HALT'
26
  wordsig IRRMOVQ 'I RRMOVQ'
2.7
  wordsig IIRMOVQ 'I IRMOVQ'
2.8
29
  wordsig IRMMOVQ 'I_RMMOVQ'
  wordsig IMRMOVQ 'I MRMOVQ'
               'I_ALU'
  wordsig IOPQ
31
               'I_JMP'
  wordsig IJXX
32
               'I_CALL'
  wordsig ICALL
              'I RET'
  wordsig IRET
  wordsig IPUSHQ 'I_PUSHQ'
               'I_POPQ'
  wordsig IPOPQ
  # Instruction code for iaddq instruction
  wordsig IIADDO 'I IADDO'
39
  ##### Symbolic represenations of Y86-64 function codes
                                                              #####
                'F NONE'
                            # Default function code
  wordsig FNONE
40
41
  ##### Symbolic representation of Y86-64 Registers referenced explicitly #####
                            # Stack Pointer
  wordsig RRSP
                'REG_RSP'
              'REG NONE'
43 wordsig RNONE
                         # Special value indicating "no register"
```

```
44
  ##### ALU Functions referenced explicitly
                                                             #####
  wordsig ALUADD 'A ADD'
                             # ALU should add its arguments
46
  ##### Possible instruction status values
                                                             #####
               'STAT_AOK'
  wordsig SAOK
                             # Normal execution
                'STAT ADR'
  wordsig SADR
                             # Invalid memory address
  wordsig SINS
               'STAT INS'
                             # Invalid instruction
  wordsig SHLT
                'STAT HLT'
                             # Halt instruction encountered
  52
  ##### Fetch stage inputs
                                     #####
  wordsig pc 'pc'
                                     # Program counter
  ##### Fetch stage computations
  wordsig imem icode 'imem icode'
                                    # icode field from instruction memory
  wordsig imem ifun 'imem ifun'
                                    # ifun field from instruction memory
56
  wordsig icode
                  'icode'
                                     # Instruction control code
  wordsig ifun
                  'ifun'
                                     # Instruction function
                  'ra'
  wordsig rA
                                     # rA field from instruction
                  'rb'
  wordsig rB
                                     # rB field from instruction
60
                  'valc'
  wordsig valC
                                     # Constant from instruction
61
  wordsig valP
                  'valp'
                                     # Address of following instruction
  boolsig imem error 'imem error'
                                     # Error signal from instruction memory
  boolsig instr valid 'instr valid'
                                    # Is fetched instruction valid?
65
                                     #####
  ##### Decode stage computations
                                     # Value from register A port
66 wordsig valA
                'vala'
  wordsig valB
                'valb'
                                     # Value from register B port
67
  ##### Execute stage computations
                                    #####
               'vale'
69 wordsig valE
                                     # Value computed by ALU
70
  boolsig Cnd
                'cond'
                                     # Branch test
71
   ##### Memory stage computations
                                    #####
  wordsig valM
                'valm'
                                    # Value read from memory
  boolsig dmem error 'dmem error'
                                    # Error signal from data memory
74
  Control Signal Definitions.
  76
```

```
78
   # Determine instruction code
79 word icode = [
           imem_error: INOP;
80
          1: imem_icode;
                                  # Default: get from instruction memory
81
   1;
82
83
   # Determine instruction function
84 word ifun = [
           imem error: FNONE;
85
          1: imem_ifun;
                                  # Default: get from instruction memory
86
87
   ];
88
   bool instr_valid = icode in
          { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMOVQ,
89
                  IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ, IIADDQ };
90
91
   # Does fetched instruction require a regid byte?
92 bool need regids =
           icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
93
                        IIRMOVQ, IRMMOVQ, IMRMOVQ, IIADDQ };
94
95
   # Does fetched instruction require a constant word?
96 bool need valC =
           icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ, IJXX, ICALL, IIADDQ };
97
   ########## Decode Stage
                                  99
   ## What register should be used as the A source?
100 word srcA = [
           icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;
101
           icode in { IPOPQ, IRET } : RRSP;
           1 : RNONE; # Don't need register
103
104 ];
105
   ## What register should be used as the B source?
106 word srcB = [
           icode in { IOPQ, IRMMOVQ, IMRMOVQ, IIADDQ } : rB;
107
           icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
108
           1 : RNONE; # Don't need register
109
110 ];
111
   ## What register should be used as the E destination?
```

```
112 word dstE = [
           icode in { IRRMOVQ } && Cnd : rB;
113
          icode in { IIRMOVQ, IOPQ, IIADDQ} : rB;
114
          icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
115
          1 : RNONE; # Don't write any register
116
117 ];
118
   ## What register should be used as the M destination?
119 word dstM = [
          icode in { IMRMOVQ, IPOPQ } : rA;
120
          1 : RNONE; # Don't write any register
121
122 ];
123
   124
   ## Select input A to ALU
125 word aluA = [
           icode in { IRRMOVQ, IOPQ } : valA;
          icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ, IIADDQ } : valC;
127
          icode in { ICALL, IPUSHQ } : -8;
128
          icode in { IRET, IPOPQ } : 8;
129
          # Other instructions don't need ALU
130
131 ];
132
   ## Select input B to ALU
133 word aluB = [
           icode in { IRMMOVQ, IMRMOVQ, IOPQ, ICALL,
134
                         IPUSHQ, IRET, IPOPQ, IIADDQ } : valB;
135
          icode in { IRRMOVQ, IIRMOVQ } : 0;
136
          # Other instructions don't need ALU
137
138 ];
139
140 ## Set the ALU function
141 word alufun = [
          icode == IOPQ : ifun;
142
          1 : ALUADD;
143
144 ];
145
146 ## Should the condition codes be updated?
147 bool set_cc = icode in { IOPQ, IIADDQ };
148
```

```
########### Memory Stage
                                 149
150
   ## Set read control signal
   bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET, IIADDQ };
153
   ## Set write control signal
154
   bool mem_write = icode in { IRMMOVQ, IPUSHQ, ICALL };
155
   ## Select memory address
157
   word mem addr = [
158
           icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
159
           icode in { IPOPQ, IRET } : valA;
          # Other instructions don't need address
161
162
   ];
163
   ## Select memory input data
164
   word mem_data = [
165
          # Value from register
166
           icode in { IRMMOVQ, IPUSHQ } : valA;
167
          # Return PC
168
          icode == ICALL : valP;
169
          # Default: Don't write anything
170
171
   ];
172
   ## Determine instruction status
173
   word Stat = [
174
           imem error | dmem error : SADR;
175
          !instr_valid: SINS;
176
          icode == IHALT : SHLT;
177
          1 : SAOK;
178
   ];
179
180
   181
182
   ## What address should instruction be fetched at
183
184
   word new_pc = [
185
          # Call. Use instruction constant
186
           icode == ICALL : valC;
187
           # Taken branch. Use instruction constant
188
```

```
icode == IJXX && Cnd : valC;

# Completion of RET instruction. Use value from stack

icode == IRET : valM;

# Default: Use incremented PC

193     1 : valP;

194 ];

195 #/* $end seq-all-hcl */
```

测试结果如下

```
1 [root@localhost seq]# (cd ../ptest; make SIM=../seq/ssim TFLAGS=-i)
  ./optest.pl -s ../seq/ssim -i
3 Simulating with ../seq/ssim
    All 58 ISA Checks Succeed
  ./jtest.pl -s ../seq/ssim -i
6 Simulating with ../seq/ssim
    All 96 ISA Checks Succeed
   ./ctest.pl -s ../seq/ssim -i
  Simulating with ../seq/ssim
    All 22 ISA Checks Succeed
10
   ./htest.pl -s ../seq/ssim -i
  Simulating with ../seq/ssim
     All 756 ISA Checks Succeed
13
  [root@localhost seq]#
```

PartC

此部分参考了网络文章https://zhuanlan.zhihu.com/p/33561203?utm_source=zhihu&utm_medium=social &utm_oi=58502127026176

修改ncopy.ys和pipe-full.hcl.尽所能提高ncopy.ys性能

优化方法:

- 1、使用iaddq指令
- 2、消除load/use 冒险
- 3、改进jump位置,减少预测错误的影响

修改前

```
# You can modify this portion

# Loop header

xorq %rax,%rax # count = 0;

andq %rdx,%rdx # len <= 0?</pre>
```

```
jle Done
                                    # if so, goto Done:
6
   Loop:
           mrmovq (%rdi), %r10
                                   # read val from src...
7
           rmmovq %r10, (%rsi)
                                    # ...and store it to dst
8
           andq %r10, %r10
                                    # val <= 0?
           jle Npos
                                    # if so, goto Npos:
10
           irmovq $1, %r10
                                   #使用iaddq优化
11
           addq %r10, %rax
                                    # count++
12
           irmovq $1, %r10
   Npos:
           subq %r10, %rdx
                                    # len--
14
           irmovq $8, %r10
                                   #使用iaddq优化
15
           addq %r10, %rdi
                                    # src++
16
           addq %r10, %rsi
                                   # dst++
17
           andq %rdx,%rdx
                                   # len > 0?
18
                                    # if so, goto Loop:
           jg Loop
19
```

修改后

1、调用iaddq

2、循环展开,循环因子为5

```
1 # You can modify this portion
2 # Loop header
3
           iaddq $-4, %rdx
                                   # calculate len - 4
                                   # if len >= 4 goto Loop
           jg Loop
4
5
  RESTT:
7
           iaddq $4, %rdx
                                   # restore the old value of len
  REST:
           jg NOT_FINISHED
                                   # if %rdx is greater than 0, then not finished yet
9
           ret
10
   NOT FINISHED:
11
           mrmovq (%rdi), %r10
                                            # load *src
12
           iaddq $8, %rdi
                                              //src++
13
           andq %r10, %r10
                                            # 测试是否为最后一个
14
15
           jle ADD3
                                                    # if not greater than 0, jump
           iaddq $1, %rax
                                            # add the count of postive numbers
16
   ADD3:
17
           rmmovq %r10, (%rsi)
                                            //dst=src
18
           iaddq $8, %rsi
                                            //dst++
19
20
           iaddq $-1, %rdx
                                           //len--
```

```
jmp REST
21
   Loop:
          mrmovq (%rdi), %r10
                                 # read val from src...
23
           iaddq $40, %rdi
                                  # src+=5
           rmmovq %r10, (%rsi) # save *src to *rsi
           andq %r10, %r10
                                  # test %r10
26
           jle ADD1
                                  # 统计positive
           iaddq $1, %rax
                                  # add the number of postive numbers
   ADD1:
29
          mrmovq -32(%rdi), %r10 # read the second number
           iaddq $40, %rsi
                                          # dst += 5
31
           rmmovq %r10, -32(%rsi) # save *(src + 1) to *(dst + 1)
                                          # val <= 0?
           andq %r10, %r10
           mrmovq -24(%rdi), %r10
                                 # rearrange the instructions to avoid load/use hazzard
           jle ADD2
                                                  # if not, add the count
           iaddq $1, %rax
                                          # count++
36
   ADD2:
37
           rmmovq %r10, -24(%rsi)
38
39
           andq %r10, %r10
           mrmovq -16(%rdi), %r10
40
           jle ADD4
41
           iaddq $1, %rax
42
   ADD4:
43
           rmmovq %r10, -16(%rsi)
44
           andq %r10, %r10
45
          mrmovq -8(%rdi), %r10
46
           jle ADD5
47
           iaddq $1, %rax
48
   ADD5:
49
           rmmovq %r10, -8(%rsi)
50
           andq %r10, %r10
51
           ile ADD6
           iaddq $1, %rax
   ADD6:
54
          iaddq $-5, %rdx
                                          # len -= 5 if(len - 4 > 0) that means len > 4
                                                  # if so, goto Loop:
           jg Loop
           jmp RESTT
58
   59
60
```

