

此部分参考了网络文章https://blog.csdn.net/u012336567/article/details/51867766?ops_request_misc=&request_id=&biz_id=102&utm_term=archlab&utm_medium=distribute.pc_search_result.none-task-blog-2~a11~sobaiduweb~default-1-51867766.first_rank_v2_pc_rank_v29&spm=1018.2226.3001.4187

实验之前

按照说明安装yas和yis错误

```
1 yum install flex
2 yum install flex-devel
3 yum install tk
4 yum install tcl
```

PartA

```
1  /*
2   * Architecture Lab: Part A
3   *
4   * High level specs for the functions that the students will rewrite
5   * in Y86-64 assembly language
6   */
7
8  /* $begin examples */
9  /* linked list element */
10 typedef struct ELE {
11     long val;
12     struct ELE *next;
13 } *list_ptr;
14
15 /* sum_list - Sum the elements of a linked list */
16 long sum_list(list_ptr ls)
17 {
18     long val = 0;
19     while (ls) {
20         val += ls->val;
21         ls = ls->next;
22     }
23     return val;
24 }
```

```

25
26 /* rsum_list - Recursive version of sum_list */
27 long rsum_list(list_ptr ls)
28 {
29     if (!ls)
30         return 0;
31     else {
32         long val = ls->val;
33         long rest = rsum_list(ls->next);
34         return val + rest;
35     }
36 }
37
38 /* copy_block - Copy src to dest and return xor checksum of src */
39 long copy_block(long *src, long *dest, long len)
40 {
41     long result = 0;
42     while (len > 0) {
43         long val = *src++;
44         *dest++ = val;
45         result ^= val;
46         len--;
47     }
48     return result;
49 }
50 /* $end examples */

```

打开example.c, 易得ELE结构是链表, sum_list()是链表求和, rsum_list(list_ptr ls)是递归链表求和, copy_block(long *src, long *dest, long len)是复制数组。

sum.js

```

1 #Execution begins at address 0, written by peanwang 仿照 csapp p254 编写
2     .pos 0
3     irmovq stack, %rsp
4     call main
5     halt
6 # Sample linked list 从实验说明获取测试数据
7     .align 8
8 ele1:

```

```

9          .quad 0x00a
10         .quad ele2
11  ele2:
12         .quad 0x0b0
13         .quad ele3
14  ele3:
15         .quad 0xc00
16         .quad 0
17  #This is main function ele1为链表头作第一个参数
18  main:
19          irmovq ele1,%rdi
20          call sum_list
21          ret
22  #long sum_list(list_ptr ls)
23
24  sum_list:
25          irmovq $0,%rax #将返回值初始化为0
26          jmp test
27
28  loop:
29          mrmovq 0(%rdi),%rsi
30          addq %rsi,%rax #val += ls->val;
31          mrmovq 8(%rdi),%rsi
32          rrmovq %rsi,%rdi #ls = ls->next;
33
34  #test为跳转条件判断
35  test:
36          andq %rdi,%rdi #因为链表尾地址为0
37          jne loop #jne是一个条件转移指令。不相等或非0则跳转，即等效于while (ls)的效果
38          ret
39
40  #stack starts here and grows to lower addresses
41          .pos 0x200
42  stack:
43

```

rax中即为返回结果cba，与正确结果一致

```

[xze@localhost misc]$ ./yas ./sum.ys
[xze@localhost misc]$ ./yis sum.yo
Stopped in 29 steps at PC = 0x13.  Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%rax:  0x0000000000000000      0x00000000000000cba
%rsp:  0x0000000000000000      0x00000000000000200

Changes to memory:
0x01f0: 0x0000000000000000      0x0000000000000005b
0x01f8: 0x0000000000000000      0x00000000000000013
[xze@localhost misc]$

```

rsum.ys

```

1  #Execution begins at address 0, written by peanwang 仿照csapp p254编写
2      .pos 0
3      irmovq stack,%rsp
4      call main
5      halt
6  # Sample linked list 从实验说明获取测试数据
7      .align 8
8  ele1:
9      .quad 0x00a
10     .quad ele2
11  ele2:
12     .quad 0x0b0
13     .quad ele3
14  ele3:
15     .quad 0xc00
16     .quad 0
17  #This is main function ele1为链表头作第一个参数
18  main:
19      irmovq ele1,%rdi
20      call rsum_list
21      ret
22  #long sum_list(list_ptr ls)
23
24  rsum_list:
25      pushq %r14
26      irmovq $0, %rax //返回值初始化为0
27      andq %rdi,%rdi //判断返回条件，即是否为最后一个元素
28      je return
29      mrmovq 0(%rdi), %r14 //r14存储结点值

```

```

29      mrmovq 8(%rdi), %rdi //存储结点地址
30      call rsum_list
31      addq %r14, %rax
32
33  return:
34      popq %r14
35      ret
36
37      #stack starts here and grows to lower addresses
38      .pos 0x200
39  stack:

```

测试结果正确，思路就是模仿递归，递归就是在条件成立情况下不断入栈，然后返回局部的结果

```

[xze@localhost misc]$ ./yas ./rsum.y
[xze@localhost misc]$ ./yis rsum.yo
Stopped in 42 steps at PC = 0x13.  Status 'HLT', CC Z=0 S=0 O=0
Changes to registers:
%rax:  0x0000000000000000      0x00000000000000cba
%rsp:  0x0000000000000000      0x00000000000000200

Changes to memory:
0x01b8: 0x0000000000000000      0x00000000000000c00
0x01c0: 0x0000000000000000      0x00000000000000090
0x01c8: 0x0000000000000000      0x000000000000000b0
0x01d0: 0x0000000000000000      0x00000000000000090
0x01d8: 0x0000000000000000      0x0000000000000000a
0x01e0: 0x0000000000000000      0x00000000000000090
0x01f0: 0x0000000000000000      0x0000000000000005b
0x01f8: 0x0000000000000000      0x00000000000000013
[xze@localhost misc]$ █

```

copy.y

```

1  #Execution begins at address 0, written by peanwang 仿照csapp p254编写
2      .pos 0
3      irmovq stack, %rsp
4      call main
5      halt
6      .align 8
7  # Source block
8  src:
9      .quad 0x00a

```

```

10         .quad 0x0b0
11         .quad 0xc00
12 # Destination block
13 dest:
14         .quad 0x111
15         .quad 0x222
16         .quad 0x333
17
18 main:
19     irmovq src, %rdi //原链表
20     irmovq dest, %rsi //目的链表
21     irmovq $3, %rdx //rdx存储链表长度len
22     call copy_block //调用
23     ret
24
25 copy_block:
26     pushq %r12
27     pushq %r13
28     pushq %r14 //因为y86某些操作不支持立即数，将要用的立即数保存
29     irmovq $1, %r13
30     irmovq $8, %r14
31     irmovq $0, %rax #result初值设为0
32     jmp loop_test
33
34 loop:
35     mrmovq 0(%rdi), %r12 #r12作为中间变量
36     addq %r14, %rdi #src++
37     rmmovq %r12, (%rsi) #*dest = *(src - 1)
38     addq %r14, %rsi #dest++
39     xorq %r12, %rax
40     subq %r13, %rdx //len--
41
42 loop_test:
43     andq %rdx, %rdx #测试len是否为0，不为0则继续循环
44     jg loop
45     popq %r14
46     popq %r13
47     popq %r12
48     ret
49
50 .pos 0x300
51 Stack:

```

测试结果如下，观察到111，222，333储存内容变化

```
[xze@localhost misc]$ ./yas ./copy.y
[xze@localhost misc]$ ./yis copy.yo
Stopped in 45 steps at PC = 0x13.  Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%rax: 0x0000000000000000      0x00000000000000cba
%rsp: 0x0000000000000000      0x00000000000000300
%rsi: 0x0000000000000000      0x00000000000000048
%rdi: 0x0000000000000000      0x00000000000000030

Changes to memory:
0x0030: 0x00000000000000111      0x0000000000000000a
0x0038: 0x00000000000000222      0x0000000000000000b0
0x0040: 0x00000000000000333      0x0000000000000000c00
0x02f0: 0x00000000000000000      0x0000000000000000ca
0x02f8: 0x00000000000000000      0x000000000000000013
[xze@localhost misc]$
```

PartB

根据说明，即添加iaddq指令，立即数与寄存器相加

参考书中图4.18，特别是OPq和irmovq两个指令，写出5个阶段

然后OPQ所在地方添加IADDQ，然后是用到valC，并且只用一个寄存器，所以只有srcB

fetch	icode:ifun<-M1[PC] instr_valid rA,rB<-M1[PC+1] need_regids need_valC valC<-M1[PC+2]need_valC ValP<-PC+10
decode	valB<-R[rB] srcB:rb dstE:rb(opq)
execute	ValE<-ValB+ValC alu:valC,alu:valB;set_cc
memory	
writeback	R[rB]<-ValE PC<-valP

```
1  /* $begin seq-all-hcl */
2  #this is xiaozhuoer's lab
3  #####
4  # HCL Description of Control for Single Cycle Y86-64 Processor SEQ  #
5  # Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010      #
6  #####
7
## Your task is to implement the iaddq instruction
```

```

8  ## The file contains a declaration of the icodes
9  ## for iaddq (IIADDQ)
10 ## Your job is to add the rest of the logic to make it work
11
12 #####
13 #      C Include's.  Don't alter these                                #
14 #####
15 quote '#include <stdio.h>'
16 quote '#include "isa.h"'
17 quote '#include "sim.h"'
18 quote 'int sim_main(int argc, char *argv[]);'
19 quote 'word_t gen_pc(){return 0;}'
20 quote 'int main(int argc, char *argv[])'
21 quote ' {plusmode=0;return sim_main(argc,argv);}'
22 #####
23 #      Declarations.  Do not change/remove/delete any of these      #
24 #####
25 ##### Symbolic representation of Y86-64 Instruction Codes #####
26 wordsig INOP      'I_NOP'
27 wordsig IHALT     'I_HALT'
28 wordsig IRRMOVQ   'I_RRMOVQ'
29 wordsig IIRMOVQ   'I_IRMOVQ'
30 wordsig IRMMOVQ   'I_RMMOVQ'
31 wordsig IMRMVQ    'I_MRMOVQ'
32 wordsig IOPQ      'I_ALU'
33 wordsig IJXX      'I_JMP'
34 wordsig ICALL     'I_CALL'
35 wordsig IRET      'I_RET'
36 wordsig IPUSHQ    'I_PUSHQ'
37 wordsig IPOPQ     'I_POPQ'
38 # Instruction code for iaddq instruction
39 wordsig IIADDQ     'I_IADDQ'
40 #####
41 ##### Symbolic representations of Y86-64 function codes #####
42 wordsig FNONE      'F_NONE'      # Default function code
43 #####
44 ##### Symbolic representation of Y86-64 Registers referenced explicitly #####
45 wordsig RRSP       'REG_RSP'      # Stack Pointer
46 wordsig RNONE      'REG_NONE'     # Special value indicating "no register"

```



```

44 ##### ALU Functions referenced explicitly #####
45 wordsig ALUADD 'A_ADD' # ALU should add its arguments
46 ##### Possible instruction status values #####
47 wordsig SAOK 'STAT_AOK' # Normal execution
48 wordsig SADR 'STAT_ADR' # Invalid memory address
49 wordsig SINS 'STAT_INS' # Invalid instruction
50 wordsig SHLT 'STAT_HLT' # Halt instruction encountered
51 ##### Signals that can be referenced by control logic #####
52 ##### Fetch stage inputs #####
53 wordsig pc 'pc' # Program counter
54 ##### Fetch stage computations #####
55 wordsig imem_icode 'imem_icode' # icode field from instruction memory
56 wordsig imem_ifun 'imem_ifun' # ifun field from instruction memory
57 wordsig icode 'icode' # Instruction control code
58 wordsig ifun 'ifun' # Instruction function
59 wordsig rA 'ra' # rA field from instruction
60 wordsig rB 'rb' # rB field from instruction
61 wordsig valC 'valc' # Constant from instruction
62 wordsig valP 'valp' # Address of following instruction
63 boolsig imem_error 'imem_error' # Error signal from instruction memory
64 boolsig instr_valid 'instr_valid' # Is fetched instruction valid?
65 ##### Decode stage computations #####
66 wordsig valA 'vala' # Value from register A port
67 wordsig valB 'valb' # Value from register B port
68 ##### Execute stage computations #####
69 wordsig valE 'vale' # Value computed by ALU
70 boolsig Cnd 'cond' # Branch test
71 ##### Memory stage computations #####
72 wordsig valM 'valm' # Value read from memory
73 boolsig dmem_error 'dmem_error' # Error signal from data memory
74 #####
75 # Control Signal Definitions. #
76 #####
77 ##### Fetch Stage #####

```

```

78     # Determine instruction code
79 word icode = [
80     imem_error: INOP;
81     1: imem_icode;          # Default: get from instruction memory
82 ];
83
84     # Determine instruction function
85 word ifun = [
86     imem_error: FNONE;
87     1: imem_ifun;          # Default: get from instruction memory
88 ];
89
90 bool instr_valid = icode in
91     { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMVQ,
92       IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ, IIADDQ };
93
94     # Does fetched instruction require a regid byte?
95 bool need_regids =
96     icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
97               IIRMOVQ, IRMMOVQ, IMRMVQ, IIADDQ };
98
99     # Does fetched instruction require a constant word?
100 bool need_valC =
101     icode in { IIRMOVQ, IRMMOVQ, IMRMVQ, IJXX, ICALL, IIADDQ };
102
103 ##### Decode Stage #####
104
105     ## What register should be used as the A source?
106 word srcA = [
107     icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;
108     icode in { IPOPQ, IRET } : RRSP;
109     1 : RNONE; # Don't need register
110 ];
111
112     ## What register should be used as the B source?
113 word srcB = [
114     icode in { IOPQ, IRMMOVQ, IMRMVQ, IIADDQ } : rB;
115     icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
116     1 : RNONE; # Don't need register
117 ];
118
119     ## What register should be used as the E destination?

```

```

112 word dstE = [
113     icode in { IRRMOVQ } && Cnd : rB;
114     icode in { IIRMOVQ, IOPQ, IIADDQ } : rB;
115     icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
116     1 : RNONE; # Don't write any register
117 ];
118
119 ## What register should be used as the M destination?
119 word dstM = [
120     icode in { IMRMVQ, IPOPQ } : rA;
121     1 : RNONE; # Don't write any register
122 ];
123
124 ##### Execute Stage #####
124
125 ## Select input A to ALU
125 word aluA = [
126     icode in { IRRMOVQ, IOPQ } : valA;
127     icode in { IIRMOVQ, IRMMOVQ, IMRMVQ, IIADDQ } : valC;
128     icode in { ICALL, IPUSHQ } : -8;
129     icode in { IRET, IPOPQ } : 8;
130     # Other instructions don't need ALU
131 ];
132
133 ## Select input B to ALU
133 word aluB = [
134     icode in { IRMMOVQ, IMRMVQ, IOPQ, ICALL,
135             IPUSHQ, IRET, IPOPQ, IIADDQ } : valB;
136     icode in { IRRMOVQ, IIRMOVQ } : 0;
137     # Other instructions don't need ALU
138 ];
139
140 ## Set the ALU function
141 word alufun = [
142     icode == IOPQ : ifun;
143     1 : ALUADD;
144 ];
145
146 ## Should the condition codes be updated?
147 bool set_cc = icode in { IOPQ, IIADDQ };
148

```

```

149 ##### Memory Stage #####
150
151 ## Set read control signal
152 bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET, IIADDQ };
153
154 ## Set write control signal
155 bool mem_write = icode in { IRMMOVQ, IPUSHQ, ICALL };
156
157 ## Select memory address
158 word mem_addr = [
159     icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
160     icode in { IPOPQ, IRET } : valA;
161     # Other instructions don't need address
162 ];
163
164 ## Select memory input data
165 word mem_data = [
166     # Value from register
167     icode in { IRMMOVQ, IPUSHQ } : valA;
168     # Return PC
169     icode == ICALL : valP;
170     # Default: Don't write anything
171 ];
172
173 ## Determine instruction status
174 word Stat = [
175     imem_error || dmem_error : SADR;
176     !instr_valid: SINS;
177     icode == IHALT : SHLT;
178     1 : SAOK;
179 ];
180
181 ##### Program Counter Update #####
182
183 ## What address should instruction be fetched at
184
185 word new_pc = [
186     # Call. Use instruction constant
187     icode == ICALL : valC;
188     # Taken branch. Use instruction constant

```

```

189         icode == IJXX && Cnd : valC;
190         # Completion of RET instruction. Use value from stack
191         icode == IRET : valM;
192         # Default: Use incremented PC
193         1 : valP;
194     ];
195     /* $end seq-all-hcl */

```

测试结果如下

```

1 [root@localhost seq]# (cd ../ptest; make SIM=../seq/ssim TFLAGS=-i)
2 ./optest.pl -s ../seq/ssim -i
3 Simulating with ../seq/ssim
4 All 58 ISA Checks Succeed
5 ./jtest.pl -s ../seq/ssim -i
6 Simulating with ../seq/ssim
7 All 96 ISA Checks Succeed
8 ./ctest.pl -s ../seq/ssim -i
9 Simulating with ../seq/ssim
10 All 22 ISA Checks Succeed
11 ./htest.pl -s ../seq/ssim -i
12 Simulating with ../seq/ssim
13 All 756 ISA Checks Succeed
14 [root@localhost seq]#

```

PartC

此部分参考了网络文章https://zhuanlan.zhihu.com/p/33561203?utm_source=zhihu&utm_medium=social&utm_oi=58502127026176

修改ncopy.js和pipe-full.hcl.尽所能提高ncopy.js性能

优化方法:

- 1、使用iaddq指令
- 2、消除load/use 冒险
- 3、改进jump位置, 减少预测错误的影响

修改前

```

1 # You can modify this portion
2     # Loop header
3     xorq %rax,%rax        # count = 0;
4     andq %rdx,%rdx        # len <= 0?

```

```

5         jle Done                # if so, goto Done:
6
7 Loop:   mrmovq (%rdi), %r10      # read val from src...
8         rmmovq %r10, (%rsi)     # ...and store it to dst
9         andq %r10, %r10         # val <= 0?
10        jle Npos                # if so, goto Npos:
11        irmovq $1, %r10         #使用iaddq优化
12        addq %r10, %rax         # count++
13 Npos:   irmovq $1, %r10
14        subq %r10, %rdx         # len--
15        irmovq $8, %r10         #使用iaddq优化
16        addq %r10, %rdi         # src++
17        addq %r10, %rsi         # dst++
18        andq %rdx,%rdx         # len > 0?
19        jg Loop                 # if so, goto Loop:

```

修改后

1、调用iaddq

2、循环展开，循环因子为5

```

1 # You can modify this portion
2 # Loop header
3         iaddq $-4, %rdx         # calculate len - 4
4         jg Loop                # if len >= 4 goto Loop
5
6 RESTT:
7         iaddq $4, %rdx         # restore the old value of len
8 REST:
9         jg NOT_FINISHED       # if %rdx is greater than 0, then not finished yet
10        ret
11 NOT_FINISHED:
12        mrmovq (%rdi), %r10     # load *src
13        iaddq $8, %rdi          //src++
14        andq %r10, %r10         # 测试是否为最后一个
15        jle ADD3                # if not greater than 0, jump
16        iaddq $1, %rax          # add the count of postive numbers
17 ADD3:
18        rmmovq %r10, (%rsi)     //dst=src
19        iaddq $8, %rsi          //dst++
20        iaddq $-1, %rdx         //len--

```

```

21     jmp REST
22 Loop:
23     mrmovq (%rdi), %r10    # read val from src...
24     iaddq $40, %rdi        # src+=5
25     rmmovq %r10, (%rsi) # save *src to *rsi
26     andq %r10, %r10        # test %r10
27     jle ADD1               # 统计positive
28     iaddq $1, %rax         # add the number of postive numbers
29 ADD1:
30     mrmovq -32(%rdi), %r10 # read the second number
31     iaddq $40, %rsi        # dst += 5
32     rmmovq %r10, -32(%rsi) # save *(src + 1) to *(dst + 1)
33     andq %r10, %r10        # val <= 0?
34     mrmovq -24(%rdi), %r10 # rearrange the instructions to avoid load/use hazzard
35     jle ADD2               # if not, add the count
36     iaddq $1, %rax         # count++
37 ADD2:
38     rmmovq %r10, -24(%rsi)
39     andq %r10, %r10
40     mrmovq -16(%rdi), %r10
41     jle ADD4
42     iaddq $1, %rax
43 ADD4:
44     rmmovq %r10, -16(%rsi)
45     andq %r10, %r10
46     mrmovq -8(%rdi), %r10
47     jle ADD5
48     iaddq $1, %rax
49 ADD5:
50     rmmovq %r10, -8(%rsi)
51     andq %r10, %r10
52     jle ADD6
53     iaddq $1, %rax
54 ADD6:
55     iaddq $-5, %rdx        # len -= 5 if(len - 4 > 0) that means len > 4
56     jg Loop                # if so, goto Loop:
57
58     jmp RESTT
59 #####
60

```

```
[root@localhost pipe] # ./benchmark.pl
ncopy
0      18
1      27      27.00
2      39      19.50
3      48      16.00
4      60      15.00
5      49      9.80
6      61      10.17
7      70      10.00
8      82      10.25
9      91      10.11
10     82      8.20
11     91      8.27
12    103      8.58
13    112      8.62
14    124      8.86
15    112      7.47
16    124      7.75
17    133      7.82
18    145      8.06
19    154      8.11
20    145      7.25
21    154      7.33
22    166      7.55
23    175      7.61
24    187      7.79
25    175      7.00
26    187      7.19
27    196      7.26
28    208      7.43
29    217      7.48
30    208      6.93
31    217      7.00
32    229      7.16
33    238      7.21
34    250      7.35
35    238      6.80
36    250      6.94
37    259      7.00
38    271      7.13
39    280      7.18
40    271      6.78
41    280      6.83
42    292      6.95
43    301      7.00
44    313      7.11
45    301      6.69
46    313      6.80
47    322      6.85
48    334      6.96
49    343      7.00
50    334      6.68
51    343      6.73
52    355      6.83
53    364      6.87
54    376      6.96
55    364      6.62
56    376      6.71
57    385      6.75
58    397      6.84
59    406      6.88
60    397      6.62
61    406      6.66
62    418      6.74
63    427      6.78
64    439      6.86
Average CPE 8.20
Score 46.0/60.0
[root@localhost pipe] #
```

pipe xze@localhost:/home/xze/Lab4-arc... ncopy.py (~/.Lab4-arch/archlab-hand-...


```
[xze@localhost pipe]$ ./correctness.pl
Simulating with instruction set simulator yis
ncopy
0      OK
1      OK
2      OK
3      OK
4      OK
5      OK
6      OK
7      OK
8      OK
9      OK
10     OK
11     OK
12     OK
13     OK
14     OK
15     OK
16     OK
17     OK
18     OK
19     OK
20     OK
21     OK
22     OK
23     OK
24     OK
25     OK
26     OK
27     OK
28     OK
29     OK
30     OK
31     OK
32     OK
33     OK
34     OK
35     OK
36     OK
37     OK
38     OK
39     OK
40     OK
41     OK
42     OK
43     OK
44     OK
45     OK
46     OK
47     OK
48     OK
49     OK
50     OK
51     OK
52     OK
53     OK
54     OK
55     OK
56     OK
57     OK
58     OK
59     OK
60     OK
61     OK
62     OK
63     OK
64     OK
128    OK
192    OK
256    OK
68/68 pass correctness test
[xze@localhost pipe]$ █
```