Project 1: Optimizing the Performance of a Pipelined Processor

Zhuohao Li [⊠]*, Xiaoheng Xia ^{⊠†} April 24, 2022

1 Introduction

In this lab, we're gonna rewrite some code in Y86 assemble formats(Part A) and implement new instructions(Part B) by it. Besides, we need to modify the HCL description of the processor to add new instructions, optimizae the loop strategy and pipeline to reduce critical path, etc(Part C). It can be simulated and tested by running automated tests.

After this lab, we can master the operation of Y86 related assembly language and the description of Y86 HCL, and have a better understanding of pipeline and program optimization as well.

Zhuohao finished Part A,

Xiaoheng finished Part B,

2 Experiments

2.1 Part A

In this part, we are required to translate C code into Y86-64 assemble code. This part is not difficult.

2.1.1 Analysis

sum.ys

The first question requires writing a function to calculate the sum of sample linked lists. In example.c int sum_list(list_ptr ls). We just follow the logic shown in C code. It should consist of some code that sets up the stack

^{*}edith_lzh@sjtu.edu.cn | 519021911248

 $^{^\}dagger$ xia.xh@sjtu.edu.cn | 519021910341

structure, invokes a function, and then halts. The most important thing is to figure out the instruction execution flow from C to Y86.

rsum.ys

This period is similar to sum.ys except change int sum_list(list_ptr ls) to int rsum_list(list_ptr ls).

copy.ys

It should consist of code that sets up a stack frame, invokes a function copy block, and then halts. We need calculate the XOR value of all items in the original array and 3 parameters are passed in when the function is called here.

2.1.2 Code

sum.ys

```
1 # core code for sum_list(list_ptr ls)
2 sumlist: pushl %ebp
                          # push stack pointer
      rrmovl %esp ,%ebp
3
4
             %eax,%eax
                           #the return val = 0, initialized
      xorl
5
      mrmovl 8(%ebp) , %edx
6
             %edx , %edx
                          #ls ==> %edx, to check if ls is 0/
      andl
          nullptr or not
                    #if ls == 0 go to End and return
      je End
8 Loop: mrmovl (%edx), %ecx
                                \#ls - > val ==> \%ecx, in loop and
      store ls->value
9
      addl
             %ecx , %eax
                          #val += ls->val, do adding
10
      irmovl $4 , %edi
                           #store 4
11
      addl
             %edi , %edx
                           #next ==> edx, which is equivalent to
           ls+4
12
      mrmovl (%edx), %esi
13
      rrmovl %esi , %edx
                           \#ls->next ==>edx
14
             %edx , %edx
                          #check if ls is O/nullptr
      andl
                       #if ls != O go to Loop
15
      jne Loop
16
17 End:
         rrmovl %ebp , %esp
18
      popl
             %ebp
19
      ret
```

rsum.ys

```
1 # core code for sum_rlist(list_ptr ls)
2 rsum_list:
3    pushl %ebp  # val is reserved as API register value
4    rrmovl %esp , %ebp
5    pushl %ebx
6    irmovl $4 , %esi
7    subl %esi , %esp
```

```
8
             ext{%eax} , ext{%eax} #the return val = 0
9
      mrmovl 8(%ebp), %edx
10
             %edx , %edx # condition set
11
                  # if nullptr, go to End and return
      je End
12
      mrmovl (%edx) , %ebx #ls->val
13
      irmovl $4 , %esi
14
      addl
             %esi , %edx
15
      mrmovl (%edx), %edi
16
      rmmovl %edi , (%esp) #ls->next
17
      call
             rsum_list #recurit call
18
             %ebx , %eax #return val+rest_val
      addl
19
20 End:
         addl
                 %esi , %esp
21
      popl
             %ebx
22
      popl
             %ebp
23
      ret
```

copy.ys

```
1 # core code for copy_block(int *src, int *dest, int len)
2 \text{ copy\_block:}
3
      pushl %ebp
4
      rrmovl %esp, %ebp
5
      xorl %eax , %eax #result = 0, initialized
6
7
      mrmovl 12(%ebp) , %edx #edx <==> dest
      mrmovl 8(%ebp) , %esi #esi <==> src
8
9
      mrmovl 16(%ebp), %ecx
                               #ecx <==> len
10
             %ecx, %ecx #length
      andl
11
      je End
                # if length <=0, go to End and return
12 Loop: mrmovl (%esi) , %ebx #val = *src
13
      rmmovl %ebx , (%edx)
             %ebx , %eax \#result \hat{}= val
14
      xorl
15
      irmovl $4 , %edi
             %edi , %edx #src++
16
      addl
17
             \%edi , \%esi \#dest++
      addl
18
      irmovl $1, %edi
19
      subl
             \%edi , \%ecx \#length--
20
      jne Loop
```

2.1.3 Evaluation

The evaluation is finished in ./misc

sum.ys test by ./yas sum.ys; ./yis sum.yo, the result is shown in Fig1. which is correct.

```
eusgubuntu:~/besktop/Arch/arch_labl_zhuohaoli/sim/misc$./yis sum.yo
Stopped in 45 steps at PC = 0x11. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%eax: 0x00000000 0x000000cba
%ecx: 0x00000000 0x000000c00
%esp: 0x000000000
                                           0x00000c00
0x00000100
              0×00000000
%esp:
%ebp:
              0×00000000
                                           0×00000100
%edi:
              0x00000000
                                           0×00000004
Changes to memory: 0x00ec: 0x00000000
                                           0x000000f8
                                           0x0000003d
0x00000014
0x00f0: 0x00000000
0x00f4: 0x00000000
0x00f8: 0x00000000
                                           0x00000100
0x00fc: 0x00000000
```

Figure 1: sum.ys test

rsum.ys test by ./yas rsum.ys;./yis rsum.yo, the result is shown in Fig2. They're the same.

Figure 2: rsum.ys test

copy.ys test by ./yas copy.ys;./yis copy.yo, the result is shown in Fig3. which is correct.

2.2 Part B

2.2.1 Analysis

In this project, we are going to implement an iaddl instruction. The function of iaddl is to add a constant value to a register. This requires first using an irmovl instruction to set a register to the constant, and then add addl instruction to add this value to the destination register.

According to the computing process of irmovl and opl from the book, we can write the computing process of the iaddl.

```
1 fetch:
2    icode:ifun <-- M1[PC]
3         rA:rB <-- M1[PC+1]
4         valC <-- M4[PC+2]
5         valP <-- PC+6
6 decode:
7         valB <-- R[rB]</pre>
```

```
ed5@ubuntu:~/Desktop/Arch/arch_labl_zhuohaoli/sim/misc$ ./yis copy.yo Stopped in 56 steps at PC = 0x11. Status 'HLT', CC Z=0 S=0 0=0
Changes to registers: %eax: 0x000000000 %edx: 0x000000000
                                     0x00000cba
                                     0x0000002c
            0 \times 000000000
%ebx:
                                     0x00000c00
%esp:
                                     0x00000100
            0×00000000
                                      0×00000100
%ebp:
%esi:
%edi:
Changes to memory:
0x0020: 0x00000111
0x0024: 0x00000222
                                     0x000000b0
0x0028: 0x00000333
```

Figure 3: copy.ys test

```
8 execute:

9     valE <-- valB + valC

10 # (There's no memory related operation.)

11 write back:

12     R[rB] <-- valE

13 PC update:

14     PC <-- valP
```

In the fetch phase, like most the other instructions, we read the instruction from M1[PC] and store it in <code>icode:ifun</code>. Then, we read the two operand: rB, V from M1[PC+1] and M4[PC+2] respectively. Lastly, we store PC+6 in valP, as to provide a destination for the position of the next instruction.

In the decode phase, we only need to extract R[rB] and store it into valB, with valC already provided as immediate number.

In the execute phase, we use ALU to calculate valB + valC and store it into valE.

We don't need to read to or write from memory in this instruction.

In the write back phase, we write back the calculated result from ${\tt valE}$ to ${\tt R[rB]}$

At last, we update Program Counter in the PC update phase.

So that we can modify the seq-ful.hcl file accordingly.

2.2.2 Code

Fetch stage: IIADDL should be added in the instr_valid section, and it needs register and immediate word valC.

```
1 # Does fetched instruction require a constant word?
2 bool need_valC =
3   icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL
};
```

Decode stage: Select register B as B source and E destination.

```
1 ## What register should be used as the B source?
2 \text{ int srcB} = [
      icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB;
      icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
      1 : RNONE; # Don't need register
6];
8 ## What register should be used as the E destination?
9 \text{ int dstE} = [
      icode in { IRRMOVL } && Cnd : rB;
10
      icode in { IIRMOVL, IOPL, IIADDL } : rB;
11
      icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
12
      1 : RNONE; # Don't write any register
13
```

Execute stage:

As described before, we select valC and valB as ALU input. The default operation for ALU is add so we do not need to modify that. The condition code should be updated in this instruction.

```
1 ## Select input A to ALU
2 \text{ int aluA} = [
      icode in { IRRMOVL, IOPL } : valA;
      icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
5
      icode in { ICALL, IPUSHL } : -4;
      icode in { IRET, IPOPL } : 4;
      # Other instructions don't need ALU
7
8];
10 ## Select input B to ALU
11 int aluB = [
      icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
12
13
               IPUSHL, IRET, IPOPL, IIADDL } : valB;
14
      icode in { IRRMOVL, IIRMOVL } : 0;
```

```
15  # Other instructions don't need ALU
16 ];
17
18 ## Should the condition codes be updated?
19 bool set_cc = icode in { IOPL, IIADDL };
```

Memory stage and PC update stage: IADDL operation do not involve in memory operations, and PC update stage do not need to be modified.

2.2.3 Evaluation

It is notable that we should also remove the GUI related code in the makefile to avoid compilation errors.

```
Testing your solution on a simple Y86 program: ./ssim -t ../y86-code/asumi.yo
Retesting your solution using the benchmark programs. (cd ../y86-code; make testssim)
The results are shown in Figure 4.
```

```
** Themod Sheel Girl Van Sension Bothen Parlies Bothen Window Nep

*** CE3
** The Sension Bothen Window Nep

*** CE3
** The Sension Bothen Window Nep

*** The Sension Bothen Window Nep

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-less, rob-less, vol. C = 0x0

*** First Chical Code It to Bods**, row-
```

Figure 4: Testing on [Left:] a simple Y86 program. [Right:] the benchmark program.

The results are all ISA Check Succeeds.

Performing regression tests: We test everything except IADDL using (cd ../ptest; make SIM=../seq/ssim) and we test the instruction IADDL using (cd ../ptest; make SIM=../seq/ssim TFLAGS=-i).

The results are shown in Figure 5.

So that we've successfully completed the Part B lab.

```
natsu@ubuntu: ~/csapp/project1-handout-2022/sim/seq
natsu@ubuntu:~/csapp/project1-handout-2022/sim/seq$ (cd ../ptest; make SIM=..
./optest.pl -s ../seq/ssim
Simulating with ../seq/ssim All 49 ISA Checks Succeed
/jtest.pl -s ../seq/ssim
Simulating with ../seq/ssim
 All 64 ISA Checks Succeed
 /ctest.pl -s ../seq/ssim
Simulating with ../seq/ssim
 All 22 ISA Checks Succeed
/htest.pl -s ../seq/ssim
Simulating with ../seq/ssim
 All 600 ISA Checks Succeed
natsu@ubuntu:~/csapp/project1-handout-2022/sim/seq$ (cd ../ptest; make SIM=..
/seq/ssim TFLAGS=-i)
./optest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
 All 58 ISA Checks Succeed
/jtest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 96 ISA Checks Succeed
 /ctest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
 All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
 All 756 ISA Checks Succeed
 atsu@ubuntu:~/csapp/project1-handout-2022/sim/seq$
```

Figure 5: Regression tests

2.3 Part C

Part C is in the sim/pipe. We need modify ncopy.ys and pipe-full.hcl so that ncopy.ys runs as fast as possible.

2.3.1 Analysis

The ncopy function in Figure 2 copies a len-element integer array src to a non-overlapping dst, return- ing a count of the number of positive integers contained in src. There are a number of ways to optimize this function.

1. Implementing IIADDL

We're supposed to add iaddl in pipe-full.hcl, the implementation of the corresponding iaddl is similar to what we did in Part B. By simply substituting for the iaddl instruction, we can achieve better CPE.

2. Loop Unrolling

In ncopy.ys, we utilize **unrolling**, to cultivate 1 single loop to 4 loops (in the code, LNpos#).

It's basic idea is to unwind a loop process by rewriting each loop explicitly in the code. By trading code spaces for time, we can reduce branch penalties, thus optimize the program's execution speed.

Unrolling will increase the parallelism in the system and in VLSI and compiler design, we also utilize that kind of stuff to regularize and reduce our critical path and avoid stalls.

3. Bubble elimination

Additionally, there're **hazards** in original code like below:

```
1 mrmovl (%ebx), %esi # read val from src...
2 rmmovl %esi, (%ecx) # ...and store it to dst
```

Due to RAW hazards, there's a stall to avoid error. By carefully crafting the sequence of instructions, we add another mrmovl in the 2 instructions shown above to avoid unnecessary stalls. We can get more bonus from getting prepared value ahead, which is good for loop unrolling.

2.3.2 Code

Though performing loop unrolling could make the code less readable, the code here is rather straightforward. Instead of copying one byte at a time, We copy 4 bytes at a time. If len < 4, then we do it 1 byte at a time, like the original code.

```
1 # You can modify this portion
    2 # Loop Header
    3
                                   xorl
                                                                        ext{%} % = 2 \text{ (weight)} % = 2 \text{ (weigh)} % = 2 \text{
                                                                       $-4 , %edx #len = len -4
    4
                                   iaddl
    5
                                                                        %edx , %edx # len <= 0?
                                   andl
    6
                                   jl remain
    7 Loop: mrmovl (%ebx), %esi # read val from src...
    8
                                  mrmovl 4(%ebx), %edi
    9
                                   rmmovl %esi , (%ecx) # ...and store it to dst
10
                                                                        %esi ,%esi # val <= 0?
11
                                   jle LNpos1 # if so, goto LNpos1:
12
                                   iaddl $1 , %eax # count++ using iaddl
13 LNpos1: rmmovl %edi , 4(%ecx)
                                  andl
14
                                                                        %edi , %edi
15
                                   jle
                                                                        LNpos2
16
                                   iaddl $1, %eax
17 LNpos2:mrmovl 8(%ebx), %esi
                                  mrmovl 12(%ebx), %edi
18
19
                                   rmmovl %esi ,8 (%ecx)
20
                                   andl
                                                                        %esi ,%esi
```

```
21
       jle LNpos3
22
       iaddl $1 , %eax
23 \text{ LNpos3: rmmovl } \%\text{edi} , 12(\%\text{ecx})
              %edi , %edi
24
       andl
25
       jle
              nextLoop
26
       iaddl $1, %eax
27 nextLoop:
28
       iaddl $16, %ebx
29
       iaddl $16, %ecx
30
       iaddl $-4, %edx
31
       jge Loop
32
33 # maybe just remain less than 3
34 remain: iaddl $4 , %edx # Restore the true len
       iaddl $-1, %edx
35
36
       jl Done
37
      mrmovl (%ebx) , %esi
38
      mrmovl 4(%ebx), %edi
39
       rmmovl %esi , (%ecx)
              %esi ,%esi
40
       andl
41
       jle rNpos
42
       iaddl $1, %eax
43 \text{ rNpos:}
44
       iaddl $-1, %edx
45
       jl Done
46
      rmmovl %edi , 4(%ecx)
47
              %edi , %edi
       andl
      jle
48
              rNpos1
49
       iaddl $1, %eax
50 \text{ rNpos1:}
51
       iaddl $-1 , %edx
52
       jl Done
53
       mrmovl 8(%ebx), %esi
54
      rmmovl %esi , 8(%ecx)
              %esi ,%esi
55
       andl
56
       jle Done
57
       iaddl $1, %eax
```

2.3.3 Evaluation

We add the instruction IADDL in pipe-full.hcl following the same process in Part B

From Fig 6, we can see that we've successfully implemented IADDL.

```
natsu@ubuntu: -/csapp_upload/sim/pipe

natsu@ubuntu: -/csapp_upload/sim/pipe$ (cd ../ptest; make SIM=../pipe/psim TFLAGS=-i)
./optest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 58 ISA Checks Succeed
./jtest.pl -s ../pipe/psim
All 96 ISA Checks Succeed
./ctest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 25 ISA Checks Succeed
./htest.pl -s ../pipe/psim
All 756 ISA Checks Succeed
natsu@ubuntu:~/csapp_upload/sim/pipe$
```

Figure 6: IADDL implementation check

Following the guidance in assignment. We evaluate the correctness and efficiency.

Correctness

Using commands below to test the correctness.

And the result is all CORRECT!(Fig 7)

```
256 OK
68/68 pass correctness test
```

Figure 7: correctness check

And the Average CPE is 9.48!(Fig. 8)

50	369	7.38
51	376	7.37
52	376	7.23
53	385	7.26
54	395	7.31
55	402	7.31
56	402	7.18
57	411	7.21
58	421	7.26
59	428	7.25
60	428	7.13
61	437	7.16
62	447	7.21
63	454	7.21
64	454	7.09
Average	CPE	9.48
Score	60.0/60.0	

Figure 8: speed upon benchmark

Indicating that we have finished this lab.

In addition, I've modified <code>benchmark.pl</code> to test our solution on a larger scale. We achieved a average CPE of 7.47 when the upper bound is set to 256, as shown in Fig 9

```
246 1643 6.68
247 1650 6.68
248 1650 6.65
249 1659 6.66
250 1669 6.68
251 1676 6.68
252 1676 6.65
253 1685 6.66
254 1695 6.67
255 1702 6.67
256 1702 6.65
Average CPE 7.47
Score 60.0/60.0
```

Figure 9: Larger scale benchmark

3 Conclusion

From this lab, we've familiarize ourselves with the Y86 instruction set. Now, we are able to write an assembly program from scratch, implement a new instruction by analyzing its computing process, and optimize a given assembly function by carefully avoiding hazards to achieve best CPE. Here is a summary of the completion of the three parts:

• Part A:

- + We familiarized ourselves with the Y86 instruction set.
- + We translated a C program into a Y86 assembly program.

• Part B:

- + We wrote out the computing process of the instruction IADDL
- + We modified the file seq-full.hcl to implement the instruction IADDL

• Part C:

- + We substitute for the IADDL instruction to speed up the process.
- + We did a 4-way loop unrolling to reduce branch penalties and optimize branch prediction.
- $+\,$ We reordered the instructions to avoid RAW hazards and eliminate bubbles.

3.1 Feelings

This lab allows both of us to gain a deeper understanding in concepts and optimizations in Computer Architecture. By various hands-on approach, we debugged the problems and optimized the ncopy function step by step. We are grateful for this opportunity of being introduced to this valuable lab, and we would like to thank Prof. Shen and the TAs for their support.