

# Digital Integrated Circuits

## Lab 2

### Inverter Simulation

**Dr. Yanan Sun**

Email: [sunyanan@sjtu.edu.cn](mailto:sunyanan@sjtu.edu.cn)

Office: Rm 414, Building of Microelectronics

# *Outline*

- ❑ Lab Contents
- ❑ Report Requirements


# ***Outline***

- Lab Contents
- Report Requirements

# Device Models for Inverter Simulation

□ Use the Predictive Technology Model (PTM) to evaluate the DC characteristics of 16nm bulk Si-MOSFETs and 10nm multi-gate (MG) FinFETs

- PTM link:  
<http://ptm.asu.edu/>
- Use the high-performance (HP) models
- For both n-channel and p-channel devices



The screenshot shows the PTM website interface. On the left is a navigation menu with links: Predictive Technology Model, Introduction, Latest Models, Nano-CMOS, Post-Silicon, Interconnect, Reliability, and Contact. The main content area is titled 'LATEST MODELS'. It contains a notice about typical SPICE model files, an attention statement, and a 'New!' announcement dated June 01, 2012, stating that PTM releases a new set of models for multi-gate FinFETs. Below this, a list of model links is shown, with '10nm PTM-MG HP NMOS, HP PMOS, LSTP NMOS, LSTP PMOS' highlighted by a red box and labeled 'FinFETs'. Another red box highlights '16nm PTM-MG HP NMOS, HP PMOS, LSTP NMOS, LSTP PMOS' and is labeled 'Bulk Si-MOSFETs'. The page also lists models for November 15, 2008 (low-power applications) and September 30, 2008 (high-performance applications).


# *Simulation Settings*

- ❑  $L_g = 14 \text{ nm}$  for FinFETs while  $L_g = 16 \text{ nm}$  for bulk Si-MOSFETs
- ❑ Supply voltage is  $0.65 \text{ V}$  for FinFETs and  $0.7 \text{ V}$  for bulk Si-MOSFETs
- ❑ Simulation temperature
  - $T = 25^\circ \text{C}$

# Task 1: Gate capacitance measurement of inverters

- Measure the gate capacitance ( $C_g$ ) of CMOS inverters for both bulk and FinFET

➤ 1X, 32X of minimum sized inverter




minimum-sized  
un-skewed CMOS inverter


Minimum Sized Inv	PMOS	NMOS
W	36n	24n
L	16n	16n
You are free to change these widths, but in the minimum tuning step of 4nm		
Minimum Sized Inv	PMOS	NMOS
Fin number	1	1
L	14n	14n
Design the fin number to ensure balanced driving current in pull-up and pull-down network		

# Minimum Inverter Sizing with approximately symmetrical driving strength for bulk silicon

- For bulk-inverter: the PMOS and the NMOS width ratio is  $\sim 1.5$




Bulk PMOS and NMOS with approximately symmetrical on-state currents:  $W_p/W_n = 36n/24n = 1.5$




# Minimum Inverter Sizing with approximately symmetrical driving strength for FinFET

- For bulk-inverter: the PMOS and the NMOS fin number ratio is  $\sim 1.0$




FinFET PMOS and NMOS with approximately symmetrical on-state currents: Fin numbers are both equal to 1





## Steps of Measuring Gate Capacitance of Inverter:



- Adjust the capacitance value of  $C_{\text{delay}}$  until the average propagation delay from **c** to **g** equals the delay from **c** to **d**
- Then  $C_{\text{delay}}$  is equal to the effective gate capacitance of inverter  $I_4$



Vpulse	
V1	0V
V2	0.7V/0.65v
Delay Time	1ns
Raise Time	50ps
Fall Time	50ps
Pulse Width	1ns
Period	2ns

# Steps of Measuring Gate Capacitance of Inverter:

- Adjust the capacitance value of  $C_{\text{delay}}$  until the average propagation delay from **c** to **g** equals the delay from **c** to **d**
- Then  $C_{\text{delay}}$  is equal to the effective gate capacitance of inverter  $I_4$



Hint: You can use the .MEASURE command to measure the propagation delay


For example (measure the propagation delay from c to g for L->H transition):

```
.MEASURE TRAN t_pLH
+ TRIG V(c)='0.5*SUPPLY' FALL=2
+ TARG V(g)='0.5*SUPPLY' RISE=2
```

## Task 2: Delay Optimization of Inverter Chain


- For a given input capacitance (minimum sized inverter) and  $C_{load}$  (256x of minimum sized inverter), design the inverter chain to minimize the delay for both bulk silicon and FinFET

*Optimize the Stage Number and size each stage*



# Delay Optimization of Inverter Chain

□ Total propagation delay of inverter chain



When the chain has minimum delay,  $t_p$  has the form:

$$t_p = Nt_{p0} \left( 1 + \frac{f}{\gamma} \right) \quad f^N = F = \frac{C_L}{C_{g,1}}$$

$$f_{opt} = 3.6 \text{ for } \gamma = 1$$

$$f = \exp(1 + \gamma/f)$$

In fact,  $t_p$  can be transformed to a function only related to  $f$ :

$$t_p = Nt_{p0} \left( 1 + \frac{f}{\gamma} \right) = \frac{t_{p0} \ln F}{\gamma} \left( \frac{f}{\ln f} + \frac{\gamma}{\ln f} \right) \quad \xrightarrow{\text{To minimize } t_p} \quad \frac{\partial t_p}{\partial f} = \frac{t_{p0} \ln F}{\gamma} \cdot \frac{\ln f - 1 - \frac{\gamma}{f}}{\ln^2 f} = 0$$


# *Steps for Sizing the Inverter Chain*

- ❑ Add a DC supply and a pulse generator for the input signal. Set the following parameters for the pulse generator:  $V1 = 0$ ,  $V2 = V_{dd}$ . Choose appropriate Delay time, Rise time = Fall time, Pulse width, and Period so that you can easily observe and measure the delay from the simulated waveforms.
- ❑ Insert appropriate number of inverters and determine the sizes of each inverter between the minimum-sized inverter and the capacitor load so that the delay from the input signal to the output at the capacitor is minimized (This is the key part of this whole lab).
- ❑ For bulk silicon, the minimum tuning step of width of each transistor is 4nm. For FinFET, the fin number of each transistor needs to be integer.

## Task 3: Power of Inverter Chain

### □ Measure the power of inverter chain

- Only include the power consumption of inverter chain
- Apply a pulse voltage on the input node and measure the power averaging for multiple cycles



*Use the optimum sizing of inverter chain you have found*

Hint:

- You can use two different power supply sources for the DUT inverter and other parts (for example, use  $V_{\text{DD1}}$  for the DUT inverter while using  $V_{\text{DD2}}$  for the other parts, if you have)
- You can use the .MEASURE command to measure the power consumption  
For example (measure the power of the circuit from  $V_{\text{DD}}$ ):  
.MEASURE TRAN avgpower AVG P(VDD1) FROM=1ns TO=80ns

## Task 4 (optional): Optimum Vdd for Minimizing EDP


Find the optimal point of  $V_{DD}$  to minimize the energy and delay Product

**Power-Delay Product (PDP):**

$$PDP = P_{av} t_p$$

**Energy-Delay Product (EDP):**

$$EDP = PDP * t_p = P_{av} t_p^2 = \frac{C_L V_{DD}^2}{2} t_p$$



*Hint:*

- You can sweep the  $V_{DD}$  beyond the standard supply voltage
- Ultralow  $V_{DD}$  may result in unfunctional circuit, so you need to check the functionality of circuit

# ***Outline***

- Lab Contents
- Report Requirements



# ***Report Requirement***

- ❑ Write your lab report like writing a technical document (readable, comprehensive analysis, no typo...)
- ❑ You may include
  - Introduction/background
  - Lab procedures
  - Lab results
  - Technical analysis of the simulation results
  - Observations and conclusions

# ***Submission***

- ❑ You need to submit your **report** and **code**
  - Name of report (in PDF format):  
**lab2\_report\_[Name]\_[Student No.].pdf**
  - Name of code (compressing the files):  
**lab2\_code\_\_[Name]\_[Student No.].zip**
  
- ❑ Please upload your report to Canvas course website
  
- ❑ Submission of lab2 report and code will be due on  
**21<sup>th</sup> November 2021**

# Q & A

- If you have any technical problem, you can directly contact me or TA

*E-mail: sunyanan@sjtu.edu.cn*

*Lab: Rm 414, Building of Microelectronics*

*TA: 汪登峰*

*E-mail: yungsk@sjtu.edu.cn*

*Lab: Rm 208, Building of Microelectronics*