Digital Integrated Circuits

YuZhuo Fu

contact:fuyuzhuo@ic.sjtu.edu.cn

Office location: 417 room

WeiDianZi building,No 800 DongChuan road,MinHang Campus


Chapter 3 Inverter

CMOS Inverter

- At a glance
- Static behavior
- Dynamic behavior
- Power, Energy, and Energy Delay
- Perspective tech.

Digital IC 3/45


CMOS Inverter




Digital IC 4/45

A First Glance of CMOS


- A switch with infinite off-resistance and a finite onresistance
 - When V_{gs}<V_t, MOS is off
 - whenV_{gs}>V_t, MOS is on just like a resistance R_{on}
- whenV_{in}=Vdd , nMOS on , pMOS off
- When V_{in}=0 , pMOS off , nMOS on



CMOS Inverter First-Order DC Analysis



$$V_{in} = V_{DD}$$



$$V_{OL} = 0$$


$$V_{OH} = V_{DD}$$

$$V_{M} = f(R_{n}, R_{p})$$


$$V_{in} = 0$$

Digital IC 6/45

CMOS Inverter: Transient Response




(a) Low-to-high




DC Response


- When $V_{in} = 0$ => $V_{out} = V_{DD}$
- When $V_{in} = V_{DD} = V_{out} = 0$
- In between
 - V_{out} depends on transistor size and current
 - By KCL, must settle such that $I_{dsn} = |I_{dsp}|$
 - We could solve equations, But graphical solution gives more insight



Cutoff	Linear	Saturated/VS
$V_{gsn} < ?$	$V_{gsn} > ?$	$V_{gsn} > ?$
	V _{dsn} < ?	V _{dsn} > ?



Cutoff	Linear	Saturated/VS	
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$	
	$V_{dsn} < V_{gsn} - V_{tn} / V_{dsatn}$	$V_{dsn} > V_{gsn} - V_{tn} / V_{dsatn}$	




Digital IC

10/45


Cutoff	Linear	Saturated/VS	
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$	
	$V_{dsn} < V_{gsn} - V_{tn} / V_{dsatn}$	$V_{dsn} > V_{gsn} - V_{tn} / V_{dsatn}$	

$$V_{gsn} = V_{in}$$
 $V_{dsn} = V_{out}$




Cutoff	Linear	Saturated/VS	
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$	
$V_{in} < V_{tn}$		$V_{in} > V_{tn}$	
	$V_{dsn} < V_{gsn} - V_{tn} / V_{dsatn}$	$V_{dsn} > V_{gsn} - V_{tn} / V_{dsatn}$	
	$V_{out} < V_{gsn} - V_{tn} / V_{dsatn}$	$V_{out} > V_{gsn} - V_{tn} / V_{dsatn}$	


$$V_{gsn} = V_{in}$$
 $V_{dsn} = V_{out}$



Cutoff	Linear	Saturated/VS
$V_{gsp} > ?$	$V_{gsp} < ?$	$V_{gsp} < ?$
	$V_{dsp} > ?$	V _{dsp} < ?




Cutoff	Linear	Saturated/VS	
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$	
	$V_{dsp} > V_{gsp} - V_{tp} / V_{DSATp}$	$V_{dsp} < V_{gsp} - V_{tp} / V_{DSATp}$	




Cutoff	Linear	Saturated/VS	
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$	
$V_{in} > V_{DD}$	$V_{in} < V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$	
+ V _{tp}	$V_{dsp} > V_{gsp} - V_{tp} / V_{DSATp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp} / V_{\rm DSATp}$	
	$V_{out} > V_{in} - V_{tp} / V_{DSATp}$	$V_{out} < V_{in} - V_{tp} / V_{DSATp}$	

$$V_{gsp} = V_{in} - V_{DD}$$

 $V_{dsp} = V_{out} - V_{DD}$




PMOS Load Lines




Digital IC 16/45

CMOS Inverter Load Characteristics



Digital IC 17/45

CMOS Inverter VTC



Summary of CMOS inverter operation							
Region	Condition P-device N-device output						
Α	$[0,V_{tn}]$	linear	cutoff	V_{DD}			
В	$[V_{tn}, V_{DD}/2]$	linear	saturated	V _{DD} /2			
С	=V _{DD} /2	saturated	saturated	X drop			
D	$[V_{DD}/2, V_{DD}- V_{TP}]$	saturated	linear	<v<sub>DD/2</v<sub>			
E	$[V_{DD}- V_{TP} , V_{DD}]$	cutoff	linear	0			

Digital IC 18/45



文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)

* cmos.sp

- Parameters and models
- .param SUPPLY=1.8
- .option scale=90n
- .param N1=4
- .include '../models/mosistsmc180/mosistsmc180.sp'
- .temp 70
- .option post

Simulation netlist

Vdd vdd gnd 'SUPPLY'

Vin a gnd

M1 y a gnd gnd NMOS Ψ =4 L=2


M2 y a vdd vdd PMOS W='N1*4'L=2

* Stimulus

.DC Vin 0 SUPPLY 0.01 sweep N1 2 20 2

. end

Other inverters



Source: Carriers from

Digital IC 20/45

CMOS properties

- High noise margins, the voltage swing is equal to the supply voltage
- Ratioless circuit structure
- Low output impedance
- High input resistance
- Low power
 Static power is low

Digital IC 21/45

CMOS Inverter

- At a glance
- Static behavior
- Dynamic behavior
- Power, Energy, and Energy Delay
- Perspective tech.

Digital IC 22/45

CMOS inverter static behavior

- Threshold Voltage
- Noise Margin
- Gain
- DC robust

Digital IC 23/45

$$I_{ds} = \mu_{n}C_{ox}\frac{W}{L}\left((V_{gs} - V_{T})V_{dsat} - \frac{V_{dsat}^{2}}{2}\right) \qquad k_{n} = \beta_{n} = \mu_{n}C_{ox}\frac{W}{L}$$

$$k_{n}\left((V_{gsn} - V_{Tn})V_{dsat_{n}} - \frac{V_{dsat_{n}}^{2}}{2}\right) + k_{p}\left((V_{gsp} - V_{Tp})V_{dsat_{p}} - \frac{V_{dsat_{p}}^{2}}{2}\right) = 0$$

$$k_{n}\left((V_{M} - V_{Tn})V_{dsat_{n}} - \frac{V_{dsat_{n}}^{2}}{2}\right) + k_{p}\left((V_{M} - V_{D} - V_{Tp})V_{dsat_{p}} - \frac{V_{dsat_{p}}^{2}}{2}\right) = 0$$

$$V_{M} = \frac{\left(V_{Tn} + \frac{V_{dsat_{n}}}{2}\right) + \gamma(V_{DD} + V_{Tp} + \frac{V_{dsat_{p}}}{2})}{1 + \gamma} \approx \frac{\gamma V_{DD}}{1 + \gamma}$$

$$=\frac{k_{p}V_{dsat_{p}}}{k_{n}V_{dsat_{n}}} = \frac{W_{p}v_{dsat_{p}}}{W_{n}v_{dsat_{n}}}$$

$$V_{sat} \approx V_{c} = LE_{c} = L\frac{2v_{sat}}{\mu_{eff}}$$
Plant 10

$$I_{ds} = \mu_n C_{ox} \frac{W}{L} \left((V_{gs} - V_T) V_{dsat} - \frac{V_{dsat}^2}{2} \right) \qquad k_n = \beta_n = \mu_n C_{ox} \frac{W}{L}$$

$$k_n \left(\left(V_{gsn} - V_{Tn} \right) V_{dsat_n} - \frac{V_{dsat_n}^2}{2} \right) + k_p \left(\left(V_{gsp} - V_{Tp} \right) V_{dsat_p} - \frac{V_{dsat_p}^2}{2} \right) = 0$$

$$k_n \left((V_M - V_{Tn}) V_{dsat_n} - \frac{V_{dsat_n}^2}{2} \right) + k_p \left((V_M - V_D - V_{Tp}) V_{dsat_p} - \frac{V_{dsat_p}^2}{2} \right) = 0$$

$$\frac{W_p}{W_n/L_p} = \approx \frac{k_n' V_{dsat_n} \left(V_M - V_D - V_{Tp}\right) V_{dsat_p} - \frac{V_{dsat_p}^2}{2} \right) = \frac{W_p}{W_n/L_n} = \approx \frac{k_n' V_{dsat_n} \left(V_M - V_{Tn} - \frac{V_{dsat_n}}{2}\right)}{k_p' V_{dsat_p} \left(V_{DD} - V_M + V_{Tp} + \frac{V_{dsat_p}}{2}\right)}$$
Digital IC

Switching threshold of CMOS inverter

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V ²))	λ(V-1)
NMOS	0.43	0.4	0.63	115X10- ⁶	0.06
PMOS	-0.4	-0.4	-1	-30X10- ⁶	-0.1

Assuming $W_p/W_n=8$, calculating $V_M=?$

$$r = \frac{k_{p}^{'} \frac{W_{p}}{L_{p}} V_{DSAT_{p}}}{k_{n}^{'} \frac{W_{p}}{L_{n}} V_{DSAT_{n}}} = \frac{-30*(-1)}{115*0.63}*8 = 3.3$$

$$V_{M} = \frac{(V_{Tn} + \frac{V_{DSAT_{n}}}{2}) + r(V_{DD} + V_{Tp} + \frac{V_{DSAT_{p}}}{2})}{1+r}$$

$$= \frac{(0.43 + \frac{0.63}{2}) + 3.3(2.5 - 0.4 - \frac{0.4}{2})}{1+3.3} = \frac{0.75 + 3.3*1.9}{1+3.3} = 1.63V$$
Digital IC

26/45

Switching threshold of CMOS inverter

Parameters for manual model of generic 0.25um CMOS process(minimum length device)


	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V ²))	λ(V-1)
NMOS	0.43	0.4	0.63	115X10- ⁶	0.06
PMOS	-0.4	-0.4	-1	-30X10 ⁻⁶	-0.1

$$\frac{(W/L)_p}{(W/L)_n} = \frac{k'_n V_{DSAT_n} (V_M - V_{Tn} - \frac{V_{DSAT_n}}{2})}{-k'_p V_{DSAT_p} (V_{DD} - V_M + V_{Tp} + \frac{V_{DSAT_p}}{2})} = \frac{115 \times 10^{-6} \times 0.63 \times (1.25 - 0.43 - \frac{0.63}{2})}{30 \times 10^{-6} \times 1 \times (1.25 - 0.4 - \frac{1}{2})} = 3.5$$

This rate let $V_M = V_{dd}/2!$

Digital IC 27/45

Switching Threshold as a function of Transistor Ratio



CMOS inverter static behavior

- Threshold Voltage
- Noise Margin
- Gain
- DC robust


Digital IC 29/45

Noise Margin


- NM₁
 - The difference in maximum LOW input voltage recognized by the receiving gate and the maximum LOW output voltage produced by the driving gate
 - NM_L=V_{IL}-V_{OL}
- NM_H
 - The difference in minimum HIGH input voltage recognized by the receiving gate and the minimum HIGH output voltage produced by the driving gate
 - $NM_H = V_{OH} V_{IH}$

Noise Margin


- VIH=minimum HIGH input voltage
- VIL=maximum LOW input voltage
- VOH=minimum HIGH output voltage
- VOL=maximum LOW output voltage



Determining V_{IH} and V_{IL}




Determining VIH and VIL



 V_M increase, NM_H decrease, NM_L increase

Digital IC 33/45

Determining V_{IH} and V_{IL}



Digital IC 34/45

Example

g=-30, $V_{dd}=2.5V$, $V_{M}=1.0V$ Please estimate NM_{H} and NM_{L}

$$V_{IH} = V_{M} - V_{M}/g = 1.0*(1+1/30) = 1.03V$$

$$V_{IL} = (V_{DD} - V_{M})/g + V_{M} = -1.5/30 + 1.0 = 0.95V$$

$$NM_{H} = V_{OH} - V_{IH} = 2.5 - 1.03 = 1.47V$$

$$NM_{L} = V_{IL} - V_{OL} = 0.95V$$


Digital IC 35/45

CMOS inverter static behavior

- Threshold Voltage
- Noise Margin
- Gain
- DC robust

Digital IC 36/45

Inverter Gain



Inverter Gain

$$g = \frac{dV_{out}}{dV_{in}}\Big|_{V_{in}=V_{M}}$$


$$= -\frac{k_{n}V_{DSATn}(1 + \lambda_{n}V_{out}) + k_{p}V_{DSATp}(1 + \lambda_{p}V_{out} - \lambda_{p}V_{DD})}{\lambda_{n}k_{n}V_{DSATn}\left(V_{in} - V_{Tn} - \frac{V_{DSATn}}{2}\right) + \lambda_{p}k_{p}V_{DSATp}\left(V_{in} - V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2}\right)\Big|_{V_{in}}}$$


$$\approx -\frac{k_{n}V_{DSATn}(1 + \lambda_{n}V_{out}) + k_{p}V_{DSATp}(1 + \lambda_{p}V_{out} - \lambda_{p}V_{DD})}{k_{n}V_{DSATn}\left(V_{in} - V_{Tn} - \frac{V_{DSATn}}{2}\right)(\lambda_{n} - \lambda_{p})}$$

$$= -\frac{1 + \gamma}{\left(V_{M} - V_{Tn} - \frac{V_{DSATn}}{2}\right)(\lambda_{n} - \lambda_{p})}$$

$$= \frac{1 + \gamma}{Ratio increase}, Gain increase$$

$$\gamma = \frac{k_p' \frac{W_p}{L_p} V_{DSATp}}{k_n' \frac{W_n}{L_n} V_{DSATn}}$$





An inverter in the generic 0.25um CMOS technology designed with a PMOS-to-NMOS ratio of 3.4 and with the NMOS transistor minimum size (W=0.375um, L=0.25um, W/L=1.5), Vdd=2.5V, Please give the gain of V_M, and V_{IL}, V_{IH}, V_{IH},

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

·- ·-	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V2))	λ(V ⁻¹)
NMOS	0.43	0.4	0.63	115X10 ⁻⁶	0.06
PMOS	-0.4	-0.4	-1	-30X10- ⁶	-0.1

$$\gamma = \frac{k_p' \frac{W_p}{L_p} V_{DSATp}}{k_n' \frac{W_n}{L_n} V_{DSATn}} = \frac{-30 * (-1)}{115 * 0.63} * 3.4 = 1.4$$

$$g = -\frac{1+\gamma}{\left(V_M - V_{Tn} - \frac{V_{DSATn}}{2}\right)\left(\lambda_n - \lambda_p\right)} = -\frac{1+1.4}{\left(1.25 - 0.43 - \frac{0.63}{2}\right)(0.06 + 0.1)}$$

An example:Inverter Gain

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V2))	λ(V-1)
NMOS	0.43	0.4	0.63	115X10- ⁶	0.06
PMOS	-0.4	-0.4	-1	-30X10⁻ ⁶	-0.1

$$\begin{split} &I_{D}(V_{M}) = k_{n}V_{DSAT_{n}}(V_{M} - V_{Tn} - \frac{V_{DSAT_{n}}}{2})(1 + \lambda_{n}V_{out}) \\ &= 115 \times 10^{-6} \times \frac{0.375}{0.25} \times 0.63 \times (1.25 - 0.43 - 0.63/2) \times (1 + 0.06 \times 1.25) = 59 \times 10^{-6} \, A \\ &g = \frac{1}{I_{D}(V_{M})} \frac{k_{n}V_{DSAT_{n}} + k_{p}V_{DSAT_{p}}}{\lambda_{n} - \lambda_{p}} \\ &= \frac{1}{59 \times 10^{-6}} \frac{115 \times 10^{-6} \times 0.375/0.25 \times 0.63 + 30 \times 10^{-6} \times 3.4 \times 0.375/0.25 \times 1.0}{0.06 + 0.1} = -27.5 \end{split}$$

Digital IC 42/45

$$\gamma = \frac{k_p' \frac{W_p}{L_p} V_{DSATp}}{k_n' \frac{W_n}{L_n} V_{DSATn}} = \frac{-30 * (-1)}{115 * 0.63} * 3.4 = 1$$

$$g = -\frac{1+\gamma}{\left(V_M - V_{Tn} - \frac{V_{DSATn}}{2}\right)(\lambda_n - \lambda_p)} = \frac{2}{(1.25 - 0.43 - \frac{0.63}{2})(0.06 + 0.1)} = -24.75$$

$$g = \frac{dV_{out}}{dV_{in}}\Big|_{V_{in} = V_M} = -\frac{k_n V_{DSATn}(1 + \lambda_n V_{out}) + k_p V_{DSATp}(1 + \lambda_p V_{out} - \lambda_p V_{DD})}{\lambda_n k_n V_{DSATn}(V_{in} - V_{Tn} - V_{DSATn}/_2) + \lambda_p k_p V_{DSATp}(V_{in} - V_{DD} - V_{Tp} - V_{DSATp}/_2)} = -\frac{(1 + \lambda_n V_{out}) + \gamma (1 + \lambda_p V_{out} - \lambda_p V_{DD})}{\lambda_n (V_{in} - V_{Tn} - V_{DSATn}/_2) + \lambda_p \gamma (V_{in} - V_{DD} - V_{Tp} - V_{DSATp}/_2)} = -\frac{(1 + 0.6 * 1.25) + 1 * (1 - 0.1 * 1.25)}{0.06 * (1.25 - 0.43 - 0.315) - 0.1(-1.25 + 0.4 + 0.5)} = -40$$

An inverter in the generic 0.25um CMOS technology designed with a PMOS-to-NMOS ratio of 3.4 and with the NMOS transistor minimum size (W=0.375um, L=0.25um, W/L=1.5), Vdd=2.5V, Please give the gain of V_M, and V_{IL}, V_{IH}, V_{IH},

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

2	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V2))	λ(V-1)
NMOS	0.43	0.4	0.63	115X10- ⁶	0.06
PMOS	-0.4	-0.4	-1	-30X10- ⁶	-0.1

$$V_{IH} = V_{M} - V_{M}/g = 1.25*(1+1/30) = 1.29V$$

$$V_{IL} = (V_{DD} - V_M)/g + V_M = -1.25/30 + 1.25 = 1.21V$$

$$NM_H = V_{OH} - V_{IH} = 2.5 - 1.29 = 1.21V$$

$$NM_L = V_{IL} - V_{OL} = 1.21V$$

Digital IC 44/45

An inverter in the generic 0.25um CMOS technology designed with a PMOS-to-NMOS ratio of **16** and with the NMOS transistor minimum size (W=0.375um, L=0.25um, W/L=1.5) , Vdd=2.5V , Please give the gain of V_M, and V_{IL}, V_{IH}, V_{IH}, V_{IM}, V_{IC} curve

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

P	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V ²))	λ(V ⁻¹)	
NMOS	0.43	0.4	0.63	115X10- ⁶	0.06	
PMOS	-0.4	-0.4	-1	-30X10- ⁶	-0.1	

$$\gamma = \frac{k_p' \frac{W_p}{L_p} V_{DSATp}}{k_n' \frac{W_n}{L_n} V_{DSATn}} = \frac{-30 * (-1)}{115 * 0.63} * 16 = 6.6$$

$$V_{M} = \frac{\left(V_{Tn} + \frac{V_{DSATn}}{2}\right) + \gamma(V_{DD} + V_{Tp} + \frac{V_{DSATp}}{2})}{1 + \gamma}$$

$$= \frac{(0.43 + 0.63/2) + 6.6 * (2.5 - 0.4 - 1/2)}{1 + 6.6} = \frac{0.745 + 6.6 * 1.6}{1 + 6.6} = 1.49$$

45/45

An inverter in the generic 0.25um CMOS technology designed with a PMOS-to-NMOS ratio of **16** and with the NMOS transistor minimum size (W=0.375um, L=0.25um, W/L=1.5) , Vdd=2.5V , Please give the gain of V_M, and V_{IL}, V_{IH}, V_{IH}, V_{IM}, V_{IC} curve

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

· ·	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V ²))	λ(V-1)
NMOS	0.43	0.4	0.63	115X10-6	0.06
PMOS	-0.4	-0.4	-1	-30X10- ⁶	-0.1

$$g = -\frac{1+\gamma}{\left(V_M - V_{Tn} - \frac{V_{DSATn}}{2}\right)\left(\lambda_n + \lambda_p\right)} = -\frac{1+6.6}{\left(1.49 - 0.43 - \frac{0.63}{2}\right)(0.06 + 0.1)}$$
$$= -\frac{7.6}{0.745 * 0.16} = -64$$

Digital IC 46/45

An inverter in the generic 0.25um CMOS technology designed with a PMOS-to-NMOS ratio of **16** and with the NMOS transistor minimum size (W=0.375um, L=0.25um, W/L=1.5) , Vdd=2.5V , Please give the gain of V_M, and V_{IL}, V_{IH}, V_{IH},

Parameters for manual model of generic 0.25um CMOS process(minimum length device)

	V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V ²))	λ(V ⁻¹)
NMOS	0.43	0.4	0.63	115X10 ⁻⁶	0.06
PMOS	-0.4	-0.4	-1	-30X10- ⁶	-0.1

$$V_{IH} = V_M - V_M/g = 1.49*(1+1/64) = 1.51V$$

$$V_{IL} = (V_{DD} - V_M)/g + V_M = -1.25/30 + 1.25 = 1.47V$$

$$NM_H = V_{OH} - V_{IH} = 2.5 - 1.51 = 0.99V$$


$$NM_L = V_{IL} - V_{OL} = 1.47V$$

Digital IC 47/45

A example : noise margin

$$g=-V_{M}/(V_{IH}-V_{M})$$
 $V_{IH}=V_{M}-V_{M}/g=1.25*(1+1/27.5)=1.3V$
 $g=-(V_{DD}-V_{M})/(V_{M}-V_{IL})$
 $V_{IL}=(V_{DD}-V_{M})/g+V_{M}=-1.25/27.5+1.25=1.2V$
 $NM_{H}=V_{OH}-V_{IH}=2.5-1.3=1.2V$
 $NM_{L}=V_{IL}-V_{OL}=1.2V$
 $Simulated\ valued$
 $V_{IL}=1.03V$
 $V_{IH}=1.45V$

- Gain is overestimated
- Linear approximation of VTC




CMOS static behavior


- CMOS threshold voltage
- CMOS noise margin
- CMOS gain
- DC robust

Digital IC 49/45

Impact of Process Variations





Transfer characteristics of skewed inverter



Gain as a function of V_{DD}

$$V_{DD \min} > 2 \sim 4 \frac{kT}{q} = 2 \sim 4 25 mV$$





$$g = -\frac{1 + \gamma}{\left(V_M - V_{Tn} - \frac{V_{DSATn}}{2}\right)\left(\lambda_n + \lambda_p\right)}$$

Low power voltage is useful!
But not too low

