1 Introduction

Inverter is the basic unit when designing the complicated CMOS logic. So it's important to do inverter simulation due to better acknowledgement about more complex and obscure DIC coming later.

2 Lab Procedures

This lab is also based on using the Predictive Technology Model (PTM) to evaluate the DC characteristics of 16nm bulk Si-MOSFETs and 10nm multi-gate (MG) FinFETs. And the simulation settings are shown as belows:


- 1. Lg = 14 nm for FinFETs while Lg = 16 nm for bulk Si-MOSFETs
- 2. Supply voltage is $0.65\mathrm{V}$ for FinFETs and $0.7\mathrm{V}$ for bulk Si-MOSFETs
- 3. Simulation temperature $T = 25 \degree C$

I connect the output load to the ground instead of floating in task1 and task2. I don't think there's nothing bad after I confirm with the TA that the output pin should be floating when I was doing task3. The result or more specifically, the conclusion in this lab won't change at more. If TA want data simulated in float connection, just contact me.

2.1 Measurement of C_{ρ}

The basic structure of t an inverter is shown as belows (reference: slides page6)

> 1X, 32X of minimum sized inverter



Sized Inv	PMOS	NMOS
W	36n	24n
L	16n	16n
You are free to change these widths, but in the minimum tuning step of 4nm		
Minimum Sized Inv	PMOS	NMOS
	PMOS 1	NMOS 1
Sized Inv Fin	PMOS 1 14n	NMOS 1 14n


As we can see, the $\lambda = 8nm$ due to the process. So the voltage vdd = 0.7V for bulk silicon and 0.65V for FinFet. And we can assume that the unit inverter has a symmetrical propagation delay which means

 $t_{pLH} = t_{pHL}$. We can derive the standard inverter size under the specific process shown as the right figure.

The basic $\frac{(W/l)_p}{(W/l)_n} = 1.5$ (notice: not equals to 2 as we learned in class). Overriding the same process of

analysis, we can ensure the $\frac{(fin.n)_p}{(fin.n)_n} = 1.0$ to perform a minimum FinFet inverter.

We can estimate the C_g as the following figure:



The proof of the method is simple, take the 32 × inverter shown in the figure as an example. Due to the pre-driving network is the same. So if the $t_{c\to g}=t_{c\to d}$, we can estimate the $C_g=C_{delay}$. Totally the same as the FinFet!

So the code is as belows:

```
TITLE bulk_c_32
.lib "./LAB1_LIB/BULK/models" ptm16hp_bulk

option post
.global vdd gnd
.temp 25

param supply = 0.7V
.param length = 16nm
.param n_width = 24nm
.param p_width = 36nm
.param Cdelay = 1.8fF

subckt inv in out l=16nm w1=24nm w2=36nm
xnmos out in gnd gnd nfet l=length w=w1
xpmos out in vdd vdd pfet l=length w=w2
```

```
.ends
19
  x1 vin1 vout1 inv
20
21 x2 vout1 vout2 inv w1='4*24n' w2='4*36n'
22 x3 vout2 vout3 inv w1='8*24n' w2='8*36n'
23 x4 vout3 vout4 inv w1='32*24n' w2='32*36n'
   x5 vout4 vout5 inv w1='128*24n' w2='128*36n'
   x6 vout2 g inv w1='8*24n' w2='8*36n'
   C g gnd Cdelay
27
   vs vin1 gnd pulse (0,0.7,1\,\text{ns},50\,\text{ps},50\,\text{ps},1\,\text{ns},2\,\text{ns})
28
29
   vdd vdd gnd supply
30
   .TRAN 1ns 9ns sweep Cdelay 1.78 \, \mathrm{fF} \ 1.8 \, \mathrm{fF} \ 0.005 \, \mathrm{fF}
31
32
_{\rm 33} .measure tran tpLH1
_{34} +trig V(vout2)='0.5*supply' fall=2
|+\text{targ V}(g)| = 0.5* \text{supply' rise} = 2
_{36} .measure tran tpHL1
|+\text{trig V}(\text{vout2}) = '0.5*\text{supply' rise} = 2
|+\text{targ V}(g)| = 0.5* \text{supply' fall} = 2
39 . measure tran tpLH2
|+\text{trig V}(\text{vout2})| = 0.5*\text{supply' fall} = 2
_{41} +targ V(vout3)='0.5*supply' rise=2
42 .measure tran tpHL2
|+\text{trig V}(\text{vout2}) = 0.5*\text{supply' rise}|
_{44} +targ V(vout3)='0.5*supply' fall=2
   .measure tp1 param='(tpLH1+tpHL1)/2'
45
   .measure tp2 param='(tpLH2+tpHL2)/2'
47
48
   .\,\mathrm{end}
```

t1 bulk c32.sp

By using the same idea, we can derive the **FinFet** simulation code shown as belows:

```
.TITLE finfet_c_1
.lib "./LAB1_LIB/FINFET/models" ptm16hp

.option post
.global vdd gnd
.temp 25

.param supply = 0.65V
.param length = 14nm

.param n_width = 24nm

.param p_width = 36nm
.param Cdelay = 1.8fF

.subckt inv in out l=length n1=1 n2=1
xnmos out in gnd gnd nfet l=length NFIN=n1
xpmos out in vdd vdd pfet l=length NFIN=n2
```


```
.ends
19
  x1 vin1 vout1 inv
20
21 x2 vout1 vout2 inv n1='4*1' n2='4*1'
22 x3 vout2 vout3 inv n1='8*1' n2='8*1'
23 x4 vout3 vout4 inv
   x5 vout4 vout5 inv n1='128*1' n2='128*1'
   x6 vout2 g inv n1='8*1' n2='8*1'
  C g gnd Cdelay
27
   vs \ vin1 \ gnd \ pulse (0\,, 0.7\,, 1\,ns\,, 50\,ps\,, 50\,ps\,, 1\,ns\,, 2\,ns)
28
29
   vdd vdd gnd supply
30
   .TRAN 1<br/>ns 9<br/>ns sweep Cdelay 1.5\,\mathrm{fF} 2fF 0.05\,\mathrm{fF}
31
32
_{33} .measure tran tpLH1
  +\text{trig V(vout2)} = 0.5*\text{supply' fall} = 2
34
  +targ V(g) = 0.5*supply rise=2
35
  .measure tran tpHL1
|+\text{trig V}(\text{vout2}) = '0.5*\text{supply' rise} = 2
|+\text{targ V}(g)| = 0.5* \text{supply' fall} = 2
   .measure tran tpLH2
  +trig V(vout2)='0.5*supply' fall=2
40
+targ V(vout3) = '0.5*supply' rise=2
42 .measure tran tpHL2
+\text{trig V}(\text{vout2}) = 0.5*\text{supply' rise}=2
_{44} +targ V(vout3)='0.5*supply' fall=2
   .measure tp1 param='(tpLH1+tpHL1)/2'
45
   .measure tp2 param='(tpLH2+tpHL2)/2'
46
47
48
   .\,\mathrm{end}
```

t1 finfet c1.sp

2.2 Delay Optimization of Inverter Chain

For a given input capacitance (minimum sized inverter) and Cload (256x of minimum sized inverter), design the inverter chain to minimize the delay for both bulk silicon and FinFET

We usually simulate the idea like this figure shown as belows:



Theoretically, we can derive the formula of the **optimal** fan-out for each inverter in a single inverter chain is 3.6 due to the formulation shown above. Usually we choose 4 or 3 due to the circumstances. The formula to caculate the levels of a chain is $N = \frac{lnF}{lnf}$. There is a detail we must pay enough attention to is the bulk's parameter, width, can be a float. In contrast, FinFet's parameter, FIN number, should

definitely be an integer. So I choose 2,3,4,5 for f value and 2-level,3-level,5-level for N to figure out each delay for bulk and choose 3,4 for f value, 5-level,6-level for N for FINFET.

The complete process is:

- 1. Add a DC supply and a pulse generator for the input signal. Set the following parameters for the pulse generator and I override the PULSE used in task1 that I can easily observe and measure the delay from the simulated MT0 file.
- 2. Insert appropriate number of inverters and determine the sizes of each inverter between the minimumsized inverter and the capacitor load so that the delay from the input signal to the output at the capacitor is minimized
- 3. (Be careful!) For bulk silicon, the minimum tuning step of width of each transistor is 4nm. For FinFET, the fin number of each transistor needs to be integer.

I just take the optimal chain design for bulk and FINFET as an example, the code is shown as below:

```
x1 vin1 vout1 inv

x2 vout1 vout2 inv w1='4*24n' w2='4*36n'

x3 vout2 vout3 inv w1='16*24n' w2='16*36n'

x4 vout3 vout4 inv w1='64*24n' w2='64*36n'

xload vout4 gnd inv w1='256*24n' w2='256*36n'

vs vin1 gnd pulse(0,0.7,1ns,50ps,50ps,1ns,2ns)

ydd vdd gnd supply

10

11. TRAN 1ns 9ns
```

```
12
13 .measure tran tpLH
14 +trig V(vin1)='0.5*supply' fall=2
15 +targ V(vout4)='0.5*supply' rise=2
16 .measure tran tpHL
17 +trig V(vin1)='0.5*supply' rise=2
18 +targ V(vout4)='0.5*supply' fall=2
19
20 .measure tp param='(tpLH+tpHL)/2'
```


t2 bulk .sp (core code)

```
2 .subckt inv in out l=length n1=1 n2=1
xnmos out in gnd gnd nfet l=length NFIN=n1
  xpmos out in vdd vdd pfet l=length NFIN=n2
  x1 vin1 vout1 inv
  x2 vout1 vout2 inv n1=4 n2=4
  x3 vout2 vout3 inv n1=16 n2=16
   x4 vout3 vout4 inv n1=64 n2=64
   xload vout4 gnd inv n1=256 n2=256
vs vin1 gnd pulse (0,0.65,1 \text{ ns},50 \text{ ps},50 \text{ ps},1 \text{ ns},2 \text{ ns})
  vdd vdd gnd supply
15
   .TRAN 1ns 9ns
16
17
  .measure tran tpLH
18
_{19} +trig V(vin1) = 0.5*supply' fall=2
20
  +targ V(vout4) = '0.5*supply' rise=2
   .measure tran tpHL
|+\text{trig V}(\text{vin1})| = 0.5*\text{supply' rise} = 2
+targ V(vout4) = 0.5*supply' fall=2
24
   .measure tp param='(tpLH+tpHL)/2'
```

t2 finfet .sp (core code)

2.3 Power of Inverter Chain

Measure the power of inverter chain Only include the power consumption of inverter chain. Apply a pulse voltage on the input node and measure the power averaging for multiple cycles.



Hint:

- 1. We can use two different power supply sources for the DUT inverter and other parts (for example, use VDD1 for the DUT inverter while using VDD2 for the other parts)
- 2. We can use the .MEASURE command to measure the power consumption. For example to measure the power of the circuit from VDD:

```
.MEASURE TRAN avgpower AVG P(VDD1) FROM=1ns TO=80ns
```

This shows how we can get the average power for the inverter chain is that separating the Vdd to different parts and use *.measure* to check a single voltage supply.

In this task, I just let the output of the load inverter to be float. The core code is shown as below:

```
.param supply = 0.7V
   .param supplyload = 0.7v
   .param length = 16nm
   .\,param\ n\_width\,=\,24nm
   .\,param\ p\_width\,=\,36nm
   .subckt inv in out l=length w1=24nm w2=36nm
  xnmos out in gnd gnd nfet l=length w=w1
  xpmos out in vdd vdd pfet l=length w=w2
  .ends
12
  .subckt invload in out l=length w1=24nm w2=36nm
  xnmos out in gnd gnd nfet l=length w=w1
14
  xpmos out in vdd2 vdd2 pfet l=length w=w2
16
   .\,\mathrm{ends}
17
  x1 vin1 vout1 inv
  x2 vout1 vout2 inv w1='4*24n' w2='4*36n'
19
  x3 vout2 vout3 inv w1='16*24n' w2='16*36n'
  x4 vout3 vout4 inv w1='64*24n' w2='64*36n'
  xload vout4 vout5 invload w1='256*24n' w2='256*36n'
22
23
  vs vin1 gnd pulse (0,0.7,1\,\mathrm{ns},50\,\mathrm{ps},50\,\mathrm{ps},1\,\mathrm{ns},2\,\mathrm{ns})
24
  vdd vdd gnd supply
vdd2 vdd2 gnd supplyload
```

Lab 2 2021-11-17

```
27
28 .TRAN 1ns 9ns
29
30 .MEASURE TRAN avgpower AVG P(VDD) FROM=1ns TO=9ns
31
32 .end
```

t3 bulk power .sp (core code)

The **FINFET** simulation is quite similar, it is shown as belows:

```
.option post
  .global vdd gnd vdd2
  .temp 25
   .param supply = 0.65V
  .param supplyload = 0.65v
  .\, param\ length\, =\, 14nm
  .subckt inv in out l=length n1=1 n2=1
  xnmos out in gnd gnd nfet l=length NFIN=n1
  xpmos out in vdd vdd pfet l=length NFIN=n2
13
  .subckt invload in out l=length n1=1 n2=1
  xnmos out in gnd gnd nfet l=length NFIN=n1
  xpmos out in vdd2 vdd2 pfet l=length NFIN=n2
16
  .ends
17
18
  x1 vin1 vout1 inv
19
  x2 vout1 vout2 inv n1=4 n2=4
  x3 vout2 vout3 inv n1=16 n2=16
21
  x4 vout3 vout4 inv n1=64 n2=64
  xload vout4 vout5 invload n1=256 n2=256
24
  vs vin1 gnd pulse (0,0.65,1 \text{ ns},50 \text{ ps},50 \text{ ps},1 \text{ ns},2 \text{ ns})
  vdd vdd gnd supply
26
  vdd2 vdd2 gnd supplyload
27
28
  .TRAN 1ns 9ns
29
  .
MEASURE TRAN avgpower AVG P(VDD) FROM=1ns TO=9ns
31
  . end
```

t3 finfet power .sp

2.4 Optimal Vdd for Minimizing EDP

Find the optimal point of VDD to minimize the energy and delay Product.

EDP (Energy-Delay-Product) is defined as:

$$EDP = P_{average} t_{propagation}^2$$

It's quite simple since finished task2 and task3. We just need to combine the task2 and task3 code.

The core code is shown as below:

```
.TITLE bulk_chain
   .lib "./LAB1_LIB/BULK/models" ptm16hp_bulk
   .option post
   .\,{\tt global}\  \, {\tt vdd}\  \, {\tt gnd}\  \, {\tt vdd2}
   .temp 25
   .\,\mathrm{param\ supply}\,=\,0.7\mathrm{V}
   .param length = 16nm
   .param n_width = 24nm
   .\,param\ p\_width\,=\,36nm
14
15
  .subckt invload in out l=length w1=24nm w2=36nm
16
xnmos out in gnd gnd nfet l=length w=w1
  xpmos out in vdd2 vdd2 pfet l=length w=w2
19
20
21
22 .subckt inv in out l=length w1=24nm w2=36nm
  xnmos out in gnd gnd nfet l=length w=w1
   xpmos out in vdd vdd pfet l=length w=w2
24
   . ends
25
26
  x1 vin1 vout1 inv
27
  x2 vout1 vout2 inv w1='4*24n' w2='4*36n'
   x3 vout2 vout3 inv w1='16*24n' w2='16*36n'
   x4 vout3 vout4 inv w1='64*24n' w2='64*36n'
   xload vout4 gnd invload w1='256*24n' w2='256*36n'
31
32
  vs vin1 gnd pulse (0,0.7,1 \text{ ns},50 \text{ ps},50 \text{ ps},1 \text{ ns},2 \text{ ns})
   vdd vdd gnd supply
34
   vdd2 vdd2 gnd supply
35
36
37
  .TRAN 1ns 9ns sweep supply 0.7 1.3 0.05
39
40
   .measure tran tpLH1
41
|+\text{trig V}(\text{vin1})| = 0.5*\text{supply' fall} = 2
+targ V(vout1) = 0.5*supply rise=2
   .measure tran tpHL1
  +\text{trig V}(\text{vin1}) = 0.5*\text{supply' rise} = 2
45
_{46} +targ V(vout1)='0.5*supply' fall=2
  .measure tp1 param='(tpLH1+tpHL1)/2'
48
   .measure tran tpLH2
```

```
+trig V(vout1)='0.5*supply' fall=2
  +targ V(vout2)='0.5*supply' rise=2
. measure tran tpHL2
|+\text{trig V}(\text{vout1}) = '0.5*\text{supply' rise} = 2|
+targ V(\text{vout2}) = 0.5*\text{supply} fall=2
  .measure tp2 param='(tpLH2+tpHL2)/2'
57
58
59 . measure tran tpLH3
|+\text{trig V}(\text{vout2})| = 0.5*\text{supply' fall} = 2
_{61} +targ V(vout3)='0.5*supply' rise=2
   .\,measure\ tran\ tpHL3
|+\text{trig V}(\text{vout2})| = 0.5*\text{supply' rise} = 2
64 +targ V(vout3)='0.5*supply' fall=2
65 .measure tp3 param='(tpLH3+tpHL3)/2'
66
67
   .measure tran tpLH4
68
|+\text{trig V}(\text{vout3}) = '0.5*\text{supply'}  fall=2
|+\text{targ V}(\text{vout4}) = '0.5*\text{supply' rise} = 2
. measure tran tpHL4
|+\text{trig V(vout3)}| = 0.5*\text{supply' rise} = 2
  +targ V(vout4) = 0.5*supply' fall=2
   .measure tp4 param='(tpLH4+tpHL4)/2'
   .measure tp param='tpLH1+tpLH2+tpLH3+tpLH4'
   .
MEASURE TRAN avgpower AVG P(VDD) FROM=1ns TO=9ns
78
79
   .measure EDP param='avgpower*tp*tp'
81
   .\,\mathrm{end}
```

ALL you need is just combine the task3 and task 4 code into one


Due to the page limit, the FINFET optimal vdd will not displayed here, you can check them by unzipping what I upload.

3 Lab Results

3.1 Measurement of C_{ϱ}

3.1.1 Minimized bulk CMOS inverter

The screenshot after t1_bulk_c1.sp



The C_g is about 3.6×10^{-17} F

3.1.2 32 Minimized bulk CMOS inverter

The screenshot after $t1_bulk_c32.sp$


```
$DATA1 SOURCE='HSPICE' VERSION='J-2014.09-2 64-BIT'
.TITLE '.title bulk_c_32'
cdelay
          tplh1
                     tphl1
                              tplh2
                  tp1
                            tp2
        tphl2
        temper alter#
 1.780e-15 7.083e-12 7.670e-12 7.200e-12
         7.605e-1<u>P</u> 7.376e-12 7.403e-12
 25.000 1
1.785e-15 7.094e-12 7.681e-12 7.200e-12
         25.0000
         7.605e-12 7.387e-12 7.403e-12 25.0000 1
           7.104e-12
 1.790e-15
                       7.692e-12 7.200e-12
         7.606e-12 7.398e-12 7.403e-12 25.0000 1
           7.115e-12 7.703e-12 7.200e-12
 1.795e-15
         7.606e-12 7.409e-12 7.403e-12
         25.0000
 1.800e-15 7.125e-12
                         7.715e-12 7.199e-12
         7.606e-12 7.420e-12 7.403e-12 25.0000 1
         25.0000
```

The C_g is about 1.79×10^{-15} F

Lab 2 2021-11-17

3.1.3 Minimized FinFet CMOS inverter


The screenshot after t1_finfet_c1.sp



The C_g is about 8.8×10^{-17} F

3.1.4 32 Minimized bulk CMOS inverter

The screenshot after t1_finfet_c32.sp



The C_g is about 2.9×10^{-15} F


3.2 Delay Optimization of Inverter Chain

3.2.1 bulk silicon

The optimal one is f = 4, N = 4, shown as belows:

ID: 519021911248

Name: ZhuoHao Li ${f Lab~2}$ 2021-11-17




The optimal size of the chain is 4-level with f=4

The other results are also shown as below:

```
III bulk chain 2level - 记事本
                                                   ×
文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)
$DATA1 SOURCE='HSPICE' VERSION='J-2014.09-2 64-BIT'
.TITLE '.title bulk chain'
tplh1
           tphl1
                                 tplh2
                      tp1
tphl2
                                temper
           tp2
                      tp
alter#
                           2.364e-11
 2.356e-11
              2.372e-11
                                         2.207e-11
 2.390e-11
              2.298e-11
                           4.662e-11
                                         25.0000
🎒 bulk_chain_2 - 记事本
                                                          文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)
tphl2
            tp2
                        tplh3
                                     tphl3
tp3
            tplh4
                        tphl4
                                     tp4
tplh5
            tphI5
                         tp5
                                     tplh6
                        tplh7
                                     tphl7
tphl6
            tp6
tp7
            tplh8
                        tphl8
                                     tp8
           temper
                         alter#
tp
                                              5.968e-12
 5.705e-12
                7.932e-12
                               7.444e-12
 9.183e-12
                7.576e-12
                               6.486e-12
                                              5.230e-12
 5.858e-12
                4.345e-12
                               3.543e-12
                                              3.944e-12
 3.475e-12
                4.454e-12
                               3.964e-12
                                              4.305e-12
 4.389e-12
                4.347e-12
                               4.489e-12
                                              4.427e-12
 4.458e-12
                4.296e-12
                               4.274e-12
                                              4.285e-12
 4.188e-11
                25.0000
                             1
```

Lab 2



3.2.2 FinFet

The optimal one is f = 4, N = 4, shown as belows:

ID: 519021911248

Name: ZhuoHao Li ${f Lab~2}$ 2021-11-17

🧐 fin chain 4 - 记事本 文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H) \$DATA1 SOURCE='HSPICE' VERSION='J-2014.09-2 64-BIT' .TITLE '.title finfet chain' tphl1 tplh2 tplh1 tp1 tplh3 tph₁₂ tp2 tphl3 tplh4 tphl4 tp3 tp4 alter# temper tp 1.039e-11 8.286e-12 9.108e-12 8.371e-12 7.821e-12 8.096e-12 8.242e-12 7.723e-12 7.281e-12 7.292e-12 7.286e-12 7.983e-12 3.247e-11 25.0000 1

The optimal size of the chain is 4-level with f=4, but we also found that 5-level FINFET delay is quite approached to the 4-level FINFET. I think both is alright, we choose 4-level for convenience later(You can check the code in the .zip)

The other results are also shown as below:

fin_chain_3 - 记事本 文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H) \$DATA1 SOURCE='HSPICE' VERSION='J-2014.09-2 64-BIT' .TITLE '.title finfet chain' tplh2 tplh1 tphl1 tp1 tphl2 tp2 tplh3 tphl3 tplh4 tphl4 tp4 tp3 tplh5 tph₁₅ tp5 tp alter# temper 7.852e-12 8.786e-12 7.803e-12 7.844e-12 6.902e-12 7.377e-12 6.682e-12 5.993e-12 6.338e-12 6.280e-12 5.861e-12 6.071e-12 6.079e-12 5.986e-12 5.894e-12 3.362e-11 25.0000

Lab 2 2021-11-17

```
■ bulk chain 5 - 记事本
                                                       ×
文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)
$DATA1 SOURCE='HSPICE' VERSION='J-2014.09-2 64-BIT'
.TITLE '.title bulk chain'
            tphl1
                        tp1
                                   tplh2
tplh1
                                   tphl3
tphl2
            tp2
                       tplh3
           tplh4
tp3
                       tphl4
                                   tp4
                        alter#
tp
           temper
                                            1.142e-11
 1.358e-11
               1.190e-11
                             1.188e-11
 1.018e-11
               1.080e-11
                             8.735e-12
                                            8.195e-12
               5.693e-12
                             5.841e-12
                                            5.767e-12
 8.465e-12
 3.691e-11
                25.0000
                            1
```

3.3 Power of Inverter Chain

3.3.1 bulk silicon

The result is shown as below:



In this circumstance, the power of the chain is about $6.34 \times 10^{-6} W$

3.3.2 FinFet

The result is shown as below:




In this circumstance, the power of the chain is about 11.6 $\times 10^{-6}W$

Lab 2

3.4 Optimal Vdd for Minimizing EDP

3.4.1 bulk silicon

The waveform is shown as below:



The optimal Vdd is about 0.8V, EDP=6.724

3.4.2 FinFet

The optimal Vdd is about 0.6V, EDP= 5.7

4 Technical Analysis of the Simulation Results

- 1. Why there is a difference between $C_g(1)$ and $C_g(32)$: I'm not sure about this, I suppose it might be some parasitic capacitance in the inverter chain. There's some capacitance which is not related to the size and due to the expansion of our sweeping it will cause some little error.
- 2. details about propagation delay measure: The propagation delay measurement is required to measure each stage tp and sum them to get the result. At the very beginning I just measure the propagation delay from the input pin to the out load. But this is not correct due to the formula written in the slides. The propagation delay from the very beginning to the end may be come across a whole period which will leads to a negative tplh or tphl.
- 3. The 5-level and 4-level FINFET's propagation delay is quite closed to each other. In the resource code, I assign each level of the 5-level chain as 1,3,9,28,84,256. Due to the limitation that FIN-number is required to be an integer, we cannot assign them just as accurate value as the f=2.5 approxiamtely, we only can assign them as probable value. This might cause some problem due to the unequal value between each level. But I think the difference between 4-level and 5-level is quite tiny that can be ignored.
- 4. Power: The power is separated into 2 parts and measured by command mentioned before. This shows why we cannot design a pretty long chain. It will highly apparently increase the total power consumption and also cause a unwelcomed delay.

Lab 2 2021-11-17

5 Observations and conclusions

1. More levels, more delay and power consumption.

- 2. Design a inverter chain is a power-efficiency trade off work. EDP is an acceptable parameter to figure out which point is the optimal one.
- 3. The C_g is a measurement of equal idea.