
Digital Integrated Circuits Arithmetic Circuits

Fuyuzhuo


Chapter 5 Arithmetic Circuits

Building Blocks for Digital Architectures

- Arithmetic unit
 - Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)
- Memory
 - RAM, ROM, Buffers, Shift registers
- Control
 - Finite state machine (PLA, random logic.)
 - Counters
- Interconnect
 - Switches\Arbiters\ Bus



Bit-Sliced Design



Tile identical processing elements

outline

- Adder
- Datapath functional unit
 - Comparators
 - Shifters
 - Multi-input Adders
- Multipliers

Adders

Multitudes of contrivances were designed, and almost endless drawings made, for the purpose of economizing the time and simplifying the mechanism of carriage

__charles babbage, on difference engine No.1,1864


Outline

- Single-bit Addition architecture
- Group Definition
- Manchester Carry Chain
- Classic adders
- Tree Adder

Outline

- Single-bit Addition architecture
- Group Definition
- Manchester Carry Chain
- Classic adders
- Tree Adder

The Binary Adder




$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC = \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) = \bar{A}(B \oplus C) + A(\bar{B}\bar{C} + BC) = A \oplus B \oplus C$$

$$C_{out} = \bar{A}BC + A\bar{B}C + AB\bar{C} + AB\bar{C} + AB\bar{C} + AB\bar{C} = (\bar{A}B + A\bar{B}) C + AB = (A \oplus B) C + AB = (A + B)$$
 $C + AB$
Digital IC


Α	В	С	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adder Design I



Complimentary Static CMOS Full Adder 28 Transistors


Inversion Property



$\bar{S}(A,B,C_i)$	=	$S(\bar{A}, \bar{B}, C_i)$
$\overline{C_{\pmb{o}}}(A,B,C_{\pmb{i}})$	=	$C_{o}(\bar{A}, \bar{B}, \overline{C}_{i})$

	Α	В	С	C _{out}	S		
♦ S	-7 0	0	0	0	0		
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	<b>-&gt;</b> 0	0	1	0	1		
· · · · · · · · · · · · · · · · · · ·	<b>-&gt;</b> 0	1	0	0	1		
·	0	1	1	1	0		
	<b>-</b> 1	0	0	0	1		
	<b>1</b>	0	1	1	0		
	1	1	0	1	0		
	1	1	1	1	1		
			-				

### Mirror Adder-Stick Diagram



## Full Adder Design for mirror

implementation from eqns

 $C_{out} = AB + (A + B)C$ 

= AB + (A + B)C = MAJ(A, B, C)

$$S = A \oplus B \oplus C$$

$$C_{\text{out}} = MAJ(A, B, C)$$

$$A \rightarrow B \rightarrow B$$

$$C \rightarrow C$$

$$C \rightarrow A \rightarrow C$$

$$C \rightarrow C$$

Fewer than mentioned above because of sharing some transistors for XOR gate

## Single-Bit Addition

#### Half Adder

$$S = A \oplus B$$

$$C_{out} = AB$$

Α	В	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A\overline{BC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC$$

$$= A \oplus B \oplus C = P \oplus C$$


$$C_{out} = AB + (A + B)C$$

$$=\overline{A}\overline{B}+(\overline{A}+\overline{B})\overline{C}=MAJ(A,B,C)$$

#### Full Adder

$$S = A \oplus B \oplus C$$

$$C_{\text{out}} = MAJ(A, B, C)$$



Α	В	С	$C_out$	S	Р	G
0	0	0	0	0	0	0
0	0	1	0	1	0	0
0	1	0	0	1	1	0
0	1	1	1	0	1	0
1	0	0	0	1	1	0
1	0	1	1	0	1	0
1	1	0	1	0	0	1

propagate

generate

### **PGK**

- For a full adder, define what happens to carries
  - Generate: C_{out} = 1 independent of C
    - G = A B
  - Propagate: C_{out} = C
    - $P = A \oplus B$
  - Kill: C_{out} = 0 independent of C
    - K /D= ~A ~B
- Note that we will be sometimes using an alternate definition for ... when using P for carry chain(not for Summ)

$$Propagate(P) = A+B$$


$$C_o(G, P) = G + PC_i$$
  
$$S(G, P) = P \oplus C_i$$


# Full Adder Design IV

$$S = A \oplus B \oplus C = P \oplus C$$


$$C_{out} = AB + (A \oplus B)C = AAB + A\bar{A}\bar{B} + (A \oplus B)C = A\bar{P} - C$$

$$\overline{C_{out}} = (\bar{A} + P)(\bar{P} + \bar{C}) = \bar{A}\bar{P} + \bar{A}\bar{C} + P\bar{C} = \bar{A}\bar{P} + \bar{A}\bar{C}\bar{P} + \bar{A}\bar{C}P + P\bar{C} = \bar{A}\bar{P} + P\bar{C}$$







#### Review: XOR FA



## Complementary Pass Transistor Logic





#### Review: CPL FA




20+8 transistors, dual rail – beware of threshold drops


### Complementary Pass Transistor Logic








20







## Full Adder Design III

Complementary Pass Transistor Logic (CPL)





$$C_o = AB + BC_i + AC_i$$
$$S = ABC_i + \overline{C_o}(A + B + C_i)$$




## Bit to datapath


- 1. How can we use it to build a 64-bit adder?
- 2. How can we modify it easily to build an adder/subtractor?
- 3. How can we make it better (faster, lower power, smaller)?




## Carry Propagate Adders


- N-bit adder called CPA
  - Each sum bit depends on all previous carries
  - How do we compute all these carries quickly?







## Ripple Carry Adder (RCA)



$$T_{adder} \approx (N-1) T_{carry} + T_{sum}$$


T = O(N) worst case delay

Real Goal: Make the fastest possible carry path

## A 64-bit Adder/Subtractor

add/subt

- Ripple Carry Adder (RCA) built out of 64 FAs
- Subtraction complement all subtrahend bits (xor gates) and set the low order carry-in
- RCA
  - advantage: simple logic, so small (low cost)
  - disadvantage: slow (O(N) for N bits) and lots of glitching (so lots of energy consumption)




#### Lookahead adder

```
Ci=gi+piCi-1
Cn=gn+pnCn-1
=gn+pn(gn-1+pn-1Cn-2)
= gn+pn(gn-1+pn-1(gn-2+pn-2Cn-3)
=gn+pn(gn-1+pn-1(gn-2+pn-2(gn-3+pn-3Cn-4)
.....
```

## Inversions

- Critical path passes through majority gate
  - Built from minority + inverter
  - Eliminate inverter and use inverting full adder



#### **Outline**

- Single-bit Addition architecture
- Group Definition
- Manchester Carry Chain
- Classic adders
- Tree Adder

## Why group?


$$C_i = g_i + p_i C_{i-1}$$


$$C_{0,3}=g_3+p_3C_2=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2(g_1+p_1(g_0+p_0C_{i,0})))=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+p_3(g_2+p_2C_1)=g_3+g_3(g_2+p_2C_1)=g_3+g_3(g_2+p_2C_1)=g_3+g_3(g_2+p_2C_1)=g_3+g_3(g_2+p_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_1)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2C_2)=g_3+g_3(g_2+g_2+g_3(g_2+g_2)=g_3+g_3(g_2+g_2)=g_3+g_3(g_2+g_2+g_3+g_3(g_2+g_2+g_3+g_3+g_3+g_3+g_3+g_3+g$$

$$g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 C_{i,0}$$

Independent with carry in

bypass





Idea: If (P0 and P1 and P2 and P3 = 1) then  $C_{03} = C_0$ , else "kill" or "generate".

## Generate / Propagate

- Equations often factored into G and P
- Generate and propagate for groups spanning i:j

$$G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$$
  
 $P_{i:j} = P_{i:k} P_{k-1:j}$ 

Base case


$$G_{i:i} \equiv G_i = A_i B_i$$
  $G_{0:0} \equiv C_0 = C_{in}$   
 $P_{i:i} = P_i = A_i \oplus B_i$   $P_{0:0} = P_0 = 0$ 

Sum:

$$S_{i} = P_{i} \oplus G_{i-1:0}$$

$$C_{i} = G_{i:0} = G_{i} + P_{i}G_{i-1:0}$$

## PG Logic



$$G_{0:0} \equiv C_0 = C_{in}$$
$$P_{0:0} = P_0 = 0$$

1: Bitwise PG logic

$$G_{i:i} \equiv G_i = A_i B_i$$
  
$$P_{i:i} = P_i = A_i \oplus B_i$$

2: Group PG logic


$$G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$$
  
 $P_{i:j} = P_{i:k} P_{k-1:j}$ 

3: Sum logic

$$S_i = P_i \oplus G_{i-1:0}$$


## Carry-Ripple Revisited

$$C_i = G_{i:0} = G_i + P_i G_{i-1:0}$$



# Carry-Ripple PG Diagram






#### Overlap time


Architecture	Logic Levels	Max Fanout	Tracks	Cells
Carry-Ripple	N-1	1	1	N


Digital IC


Delay


## **PG Diagram Notation**
















## Higher-Valency Cells






$$G_{i:j} = G_{i:k} + P_{i:k} \left( G_{k-1:l} + P_{k-1:l} \left( G_{l-1:m} + P_{l-1:m} G_{m-1:j} \right) \right)$$
  
=  $G_{i:k} + P_{i:k} G_{k-1:l} + P_{i:k} P_{k-1:l} G_{l-1:m} + P_{i:k} P_{k-1:l} P_{l-1:m} G_{m-1:j}$ 


#### **Outline**

- Single-bit Addition architecture
- Group Definition
- Manchester Carry Chain
- Classic adders
- Tree Adder

## **Manchester Carry Chain**

#### Only one line valid






$$C_{out} = G + PC$$


## MCC Stick Diagram

#### Propagate/Generate Row



Inverter/Sum Row

# Manchester Carry Chain



## Manchester Carry Chain

