

*Digital Integrated Circuits*  
***Arithmetic Circuits***


***Fuyuzhuo***

# ***Chapter 5***


# ***Arithmetic Circuits***

# Building Blocks for Digital Architectures

- Arithmetic unit
  - Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)
- Memory
  - RAM, ROM, Buffers, Shift registers
- Control
  - Finite state machine (PLA, random logic.)
  - Counters
- Interconnect
  - Switches\Arbiters\ Bus



# Bit-Sliced Design



**Tile identical processing elements**

# outline

- ***Adder***
- ***Datapath functional unit***
  - ***Comparators***
  - ***Shifters***
  - ***Multi-input Adders***
- ***Multipliers***

# Adders

Multitudes of contrivances were designed, and almost endless drawings made, for the purpose of economizing the time and simplifying the mechanism of carriage  
— **charles babbage**, on difference engine No.1, 1864

# Outline


- Single-bit Addition architecture
- Group Definition
- Manchester Carry Chain
- Classic adders
- Tree Adder

# Outline

- ***Single-bit Addition architecture***
- Group Definition
- Manchester Carry Chain
- Classic adders
- Tree Adder



# The Binary Adder



$$\begin{aligned}
 S &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC = \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) = \\
 &= A \oplus B \oplus C
 \end{aligned}$$


$$\begin{aligned}
 C_{out} &= \bar{A}BC + A\bar{B}C + AB\bar{C} + \\
 &= (\bar{A}B + A\bar{B})C + AB = \\
 &= (A \oplus B)C + AB = (A + B) \\
 &= C + AB
 \end{aligned}$$

A	B	C	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# Full Adder Design I


$$C_o = AB + (B + A)C_i$$

$$S = ABC_i + \overline{C_o}(A + B + C_i)$$



**Complimentary Static CMOS Full Adder 28 Transistors**

# Inversion Property




$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

A	B	C	$C_{out}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# Mirror Adder-Stick Diagram





# Full Adder Design for mirror

- implementation from eqns

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$






$$S = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC$$

$$= A \oplus B \oplus C = P \oplus C$$

$$C_{out} = AB + (A + B)C$$

$$= \overline{\overline{A}\overline{B}} + (\overline{\overline{A} + \overline{B}})\overline{C} = MAJ(A, B, C)$$



Fewer than mentioned above because of sharing some transistors for XOR gate

# Single-Bit Addition

## Half Adder

$$S = A \oplus B$$

$$C_{out} = AB$$


A	B	C <sub>out</sub>	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC$$

$$= A \oplus B \oplus C = P \oplus C$$

$$C_{out} = AB + (A + B)C$$


$$= \overline{\overline{A}\overline{B}} + \overline{(\overline{A} + \overline{B})\overline{C}} = MAJ(A, B, C)$$



## Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$



A	B	C	C <sub>out</sub>	S	P	G
0	0	0	0	0	0	0
0	0	1	0	1	0	0
0	1	0	0	1	1	0
0	1	1	1	0	1	0
1	0	0	0	1	1	0
1	0	1	1	0	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	1

Delete/Kill

propagate

generate

# PGK

- For a full adder, define what happens to carries
  - **Generate:**  $C_{out} = 1$  independent of  $C$ 
    - $G = A \cdot B$
  - **Propagate:**  $C_{out} = C$ 
    - $P = A \oplus B$
  - **Kill:**  $C_{out} = 0$  independent of  $C$ 
    - $K/D = \sim A \cdot \sim B$
- *Note that we will be sometimes using an alternate definition for ... .. when using  $P$  for carry chain(not for Summ)*

$$\begin{aligned} C_o(G, P) &= G + PC_i \\ S(G, P) &= P \oplus C_i \end{aligned}$$



**Propagate (P) = A+B**

# Full Adder Design IV

$$S = A \oplus B \oplus C = P \oplus C$$

$$C_{out} = AB + (A \oplus B)C = AAB + A\bar{A}\bar{B} + (A \oplus B)C = A\bar{P} \quad \text{PC}$$


$$\overline{C_{out}} = (\bar{A} + P)(\bar{P} + \bar{C}) = \bar{A}\bar{P} + \bar{A}\bar{C} + P\bar{C} = \bar{A}\bar{P} + \bar{A}\bar{C}\bar{P} + \bar{A}\bar{C}P + P\bar{C} = \bar{A}\bar{P} + P\bar{C}$$





**FIG 10.6** Transmission gate full adder




# Review: XOR FA



# Complementary Pass Transistor Logic




# Review: CPL FA




***20+8 transistors, dual rail – beware of threshold drops***


# Complementary Pass Transistor Logic



AND/NAND





OR/NOR




EXOR/NEXOR

(b)




# Full Adder Design III

- Complementary Pass Transistor Logic (CPL)
  - Slightly faster, but more area



$$C_o = AB + BC_i + AC_i$$

$$S = ABC_i + \overline{C_o}(A + B + C_i)$$




# Bit to datapath

- 1. How can we use it to build a 64-bit adder?***
- 2. How can we modify it easily to build an adder/subtractor?***
- 3. How can we make it better (faster, lower power, smaller)?***



# Carry Propagate Adders


- N-bit adder called CPA
  - Each sum bit depends on all previous carries
  - How do we compute all these carries quickly?



$$\begin{array}{r} \text{C}_{out} \swarrow \quad \nwarrow \text{C}_{in} \\ 00000 \\ 1111 \\ +0000 \\ \hline 1111 \end{array}$$

$$\begin{array}{r} \text{C}_{out} \swarrow \quad \nwarrow \text{C}_{in} \\ 11111 \\ 1111 \\ +0000 \\ \hline 0000 \end{array} \quad \begin{array}{l} \text{carries} \\ A_{4...1} \\ B_{4...1} \\ S_{4...1} \end{array}$$

# Ripple Carry Adder (RCA)



$$T_{adder} \approx (N-1) T_{carry} + T_{sum}$$


$T = O(N)$  worst case delay

*Real Goal: Make the fastest possible carry path*



# A 64-bit Adder/Subtractor

- Ripple Carry Adder (RCA) built out of 64 FAs
- Subtraction – complement all subtrahend bits (xor gates) and set the low order carry-in
- RCA
  - advantage: simple logic, so small (low cost)
  - disadvantage: slow ( $O(N)$  for  $N$  bits) and lots of glitching (so lots of energy consumption)



# Lookahead adder

$$C_i = g_i + p_i C_{i-1}$$

$$C_n = g_n + p_n C_{n-1}$$

$$= g_n + p_n (g_{n-1} + p_{n-1} C_{n-2})$$


$$= g_n + p_n (g_{n-1} + p_{n-1} (g_{n-2} + p_{n-2} C_{n-3}))$$

$$= g_n + p_n (g_{n-1} + p_{n-1} (g_{n-2} + p_{n-2} (g_{n-3} + p_{n-3} C_{n-4})))$$

.....

# Inversions

- Critical path passes through majority gate
  - Built from minority + inverter
  - Eliminate inverter and use inverting full adder



# Outline

- Single-bit Addition architecture
- ***Group Definition***
- Manchester Carry Chain
- Classic adders
- Tree Adder

# Why group?


$$C_i = g_i + p_i C_{i-1}$$

$$C_{0,3} = g_3 + p_3 C_2 = g_3 + p_3 (g_2 + p_2 C_1) = g_3 + p_3 (g_2 + p_2 (g_1 + p_1 (g_0 + p_0 C_{i,0}))) =$$

$$\underline{g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0} + \underline{p_3 p_2 p_1 p_0 C_{i,0}}$$

*Independent with carry in*

*bypass*



Idea: If (P<sub>0</sub> and P<sub>1</sub> and P<sub>2</sub> and P<sub>3</sub> = 1)  
then C<sub>0,3</sub> = C<sub>0</sub>, else "kill" or "generate".

# Generate / Propagate

- Equations often factored into G and P
- Generate and propagate for **groups** spanning i:j

$$G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$$
$$P_{i:j} = P_{i:k} P_{k-1:j}$$


- Base case

$$G_{i:i} \equiv G_i = A_i B_i$$
$$P_{i:i} = P_i = A_i \oplus B_i$$
$$G_{0:0} \equiv C_0 = C_{in}$$
$$P_{0:0} = P_0 = 0$$

- Sum:

$$S_i = P_i \oplus G_{i-1:0}$$
$$C_i = G_{i:0} = G_i + P_i G_{i-1:0}$$

# PG Logic



$$G_{0:0} \equiv C_0 = C_{in}$$

$$P_{0:0} = P_0 = 0$$

1: Bitwise PG logic

$$G_{i:i} \equiv G_i = A_i B_i$$

$$P_{i:i} = P_i = A_i \oplus B_i$$

2: Group PG logic

$$G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$$


$$P_{i:j} = P_{i:k} P_{k-1:j}$$

3: Sum logic

$$S_i = P_i \oplus G_{i-1:0}$$

# Carry-Ripple Revisited

$$C_i = G_{i:0} = G_i + P_i G_{i-1:0}$$






# Carry-Ripple PG Diagram

$$t_{\text{ripple}} = t_{pg} + (N - 1)t_{AO} + t_{\text{xor}}$$


Overlap time




Architecture	Logic Levels	Max Fanout	Tracks	Cells
Carry-Ripple	N-1	1	1	N

# PG Diagram Notation





Black cell




Gray cell



Buffer



# Higher-Valency Cells





$$\begin{aligned}
 G_{i:j} &= G_{i:k} + P_{i:k} \left( G_{k-1:l} + P_{k-1:l} (G_{l-1:m} + P_{l-1:m} G_{m-1:j}) \right) \\
 &= G_{i:k} + P_{i:k} G_{k-1:l} + P_{i:k} P_{k-1:l} G_{l-1:m} + P_{i:k} P_{k-1:l} P_{l-1:m} G_{m-1:j}
 \end{aligned}$$

# Outline

- Single-bit Addition architecture
- Group Definition
- ***Manchester Carry Chain***
- Classic adders
- Tree Adder


# Manchester Carry Chain

*Only one line valid*



$$C_{out} = G + PC$$

# MCC Stick Diagram



# Manchester Carry Chain





FIG 6.44 Conventional and MODL carry chains

FIG 6.45 Sneak path

# Manchester Carry Chain

