


EX.1

Fold the DFG. Assume that each multiplier is pipelined by 2-stages and each adder is pipelined by 1 stage. The multiplication operation requires 2 u.t. and the addition operation requires 1 u.t. and assume the following folding sets for the iteration period $N = 2$.

$$S_{M1} = \{ M2, M1 \}, \quad S_{M2} = \{ M3, M4 \}, \quad S_{A1} = \{ A1, A2 \}, \quad S_{A2} = \{ A4, A3 \}$$


- Perform retiming for folding so that the folding sets result in nonnegative edge delays in the folded architecture.
- Fold the retimed DFG.
- Minimize the number of registers and redesign the folded architecture.



Solution to EX.1

(a)

Notes: we cannot simply fold the diagram due to some negative delays generated after folding. For example, $D_F(A3 \rightarrow M4) = 2(0) - 1 + 1 - 1 = -1 < 0$, which leads to unimplemented and non-casual system. Retiming can prevent that happen:



(b)

There're 11 edges in the retimed diagram:

$$D_F(A1 \rightarrow M1) = 2(0) - 1 + 1 - 0 = 0$$

$$D_F(A1 \rightarrow A3) = 2(0) - 1 + 1 - 0 = 0$$

$$D_F(A3 \rightarrow M3) = 2(1) - 1 + 0 - 1 = 0$$

$$D_F(A3 \rightarrow M4) = 2(3) - 1 + 1 - 1 = 5$$

$$D_F(A3 \rightarrow A4) = 2(6) - 1 + 0 - 1 = 10$$

$$D_F(A4 \rightarrow A2) = 2(3) - 1 + 1 - 0 = 6$$

$$D_F(A4 \rightarrow M2) = 2(1) - 1 + 0 - 0 = 1$$


$$D_F(M1 \rightarrow A2) = 2(1) - 2 + 1 - 1 = 0$$

$$D_F(M2 \rightarrow A1) = 2(1) - 2 + 0 - 0 = 0$$

$$D_F(M3 \rightarrow A4) = 2(1) - 2 + 0 - 0 = 0$$

$$D_F(M4 \rightarrow A3) = 2(1) - 2 + 1 - 1 = 0$$

Folded diagram is as below:



SA_1, SA_2 has 1 pipeline delay inside, SM_1, SM_2 has 2 pipeline delays inside

(c)

Lifetime analysis shows that there are actually only 8 registers (compared to 10) needed.

Table 1: life analysis

Variable	life
A1	1 \rightarrow 1
A2	NULL
A3	2 \rightarrow 12
A4	1 \rightarrow 7
M1	3 \rightarrow 3
M2	2 \rightarrow 2
M3	2 \rightarrow 2
M4	3 \rightarrow 3

The redesigned architecture is:

[illegible]