# **Folding**

<b>E</b> Version	@March 7, 2022
<b>E</b> Property	
Concepts	

Math Description

Folding Equation

Details

Folding Equation/Latency

Folding Set

Order

Folding Example

Register Minimization

Life Analysis

How to calculate the largest register number?

Step to Minimize

Register Minimization in Folded Arch

Step

## **Concepts**

trade-off: DECREASE area (1/N) - INCREASE latency (N)

Folding is the reverse operation of Unfolding

eg. Originally, there's 1 inout and output in a cycle period, after folding, there's 1 inout and output in at least N cycle periods. N means folding factor

# **Math Description**

### **Folding Equation**

#### **Details**

Folding 1

U o V, delay is w(e). Folding algorithm will be scheduled at  $N\!l+u$  and  $N\!l+v$  NL+v for l th iteration

- ullet U output happens at  $Nl+u+P_u$
- ullet due to delay on the wire, V uses the output at the time of N[l+w(e)]+v

#### **Folding Equation/Latency**

$$D_F(U o V) = Nw(e) - P_u + v - u$$

#### **Folding Set**

Folding set is an oder set which execute the same operation, the order is the execute time order mentioned before (u, v)


#### Order

Elements in folding set need to be WELL ordered, ensuring  $D_F(U o V) \geq 0$  for each. It's called REASONABLE FOLDING

### **Folding Example**

For a specific folding set:

1. calculate  $D_F$  for each path







Fig. Lecture6\_p28

Folding 2

1. construct each node with basic element by new  $D_F$ 

#### Principles:

- Use feedback to represent 0 delays
- Specify every input
- Coefficient



# **Register Minimization**

### **Life Analysis**

Folding will insert extra registers in the system, life analysis determine the least registers.

### How to calculate the largest register number?

- Linear Life Diagram
  - Only consider the first iteration

### **Step to Minimize**

- Calculate the Least Register
- Forward
- Backward

# **Register Minimization in Folded Arch**

- if V < 0 o non-rational folding o retiming
  - $\circ$  increase w(e)

### **Step**

- retiming
- folding equation, get  $D_F(u o v)$
- life diagram

$$\circ T_{input} = u + P_U$$

$$\circ \ T_{output} = T_{input} + max\{D_F(U 
ightarrow V)\}$$

- calculate the least registers
- forward, backward distribute
  - Switch needed, which can manage datapath valid due the life diagram before.