## Carry Select Adder a 16 bit Relazione di progetto

## Studenti:

Frega Umberto 239527, frgmrt04a05l353d@studenti.unical.itfrgmrt04a05l353d@studenti.unical.it; Napoli Leonardo 234364, npllrd02s30d086@studenti.unical.it npllrd02s30d086@studenti.unical.it; https://github.com/Zi0LEO/elettronica\_digitaleCodice Sorgente

Il progetto assegnato consiste nel progettare ed implementare un carry select adder a 16 bit tramite linguaggio VHI Il primo passo della progettazione è stato definire la modularizzazione dell'adder tramite adder più semplici a mino Full-Adder Implementazione Come componente di base del sistema si è optato per un semplice full-adder. A causa Codice Full-Adderproblem-label [language=VHDL] library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; entity fulladder\_bitisPort(A: inSTD\_LOGIC; B: inSTD\_LOGIC; carry\_in: inSTD\_LOGIC; carry\_out: outSTD\_LOGIC architecture Behavioral of fulladder\_bitissignalp:  $STD_LOGIC$ ; beginp <= AxorB; carry\_out <= Awhenp =' 0'elsected Behavioral;

Schematica Il codice precedente ha generato in Vivado la schematica riportata in Figure 1. Da notare la creazione

[h] [width=15cm]resources/fulladder.png Circuito Logico del Full Adder Testbench Essendo presenti 3 entrate e quindi sole  $2^3 = 8$  possibli combinazioni, si è deciso di testare ogni caso pos Test Full-Adder [language=VHDL] library IEEE; use IEEE.STD<sub>L</sub>OGIC<sub>1</sub>164.ALL;

entity testbench full adder is end testbench full adder;

 $architecture\ Behavioral\ of\ testbench full adder is component full adder _1 bit is Port (A:inSTD_LOGIC; B:inSTD_LOGIC; B:i$ architecture Behavioral of testbench fulladder is component fulladder in this Port (A: in STD\_LOGIC; B: in STD\_LOGIC; signal Ia, Ib, Icin, Ocout, Osum: STD\_LOGIC; begin CUT: fulladder in the port map (Ia, Ib, Icin, Ocout, Osum); process begin and Ia, Ib, Icin, Ocout, Osum; process begin CUT: fulladder in the port of the port of

end process; end Behavioral;

Simulazione Il risultato della testbench sopra indicata è illustrato nella seguente simulazione: [ht] [width=16cm]resources/fulladder\_sim.pngSimulazioneFullAdder

```
Ripple-Carry Adder a 4 bit Implementazione L'addizionatore a propagazione del riporto conta al suo interno 4 full Codice Ripple Carry [language=VHDL] library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity ripplecarry_4bitisPort(A_4:inSTD_LOGIC_VECTOR(3downto0); B_4:inSTD_LOGIC_VECTOR(3downto0); conta architecture Behavioral of ripplecarry_4bitiscomponentfulladder_1bitisPort(<math>A:inSTD_LOGIC; B:inSTD_LOGIC; Contact State S
```

signal Ia,Ib,Osum:  $std_logic_vector(3downto0)$ ;  $signalIcin,Ocout:std_logic$ ; begin CUT: ripplecarry\_4bitportmap(Ia, Ib, Icin, Ocout, Osum);  $processbegin - Test1: casobase, A = 0, B = 0, can - Test 2: A = 1, B = 1, carry = 0 Ia ;= "0001"; Ib ;= "0001"; Icin ;= '0'; wait for 10ns; assert (Osum = "0010" ar - Test case 3: A = 0101, B = 0011, carry_in = 0Ia <= "0101"; Ib <= "0011"; <math>Icin <=$  '0';  $waitfor10ns; assert(Osum - Test case 4: A = 1111, B = 0001, carry_in = 0Ia <= "1111"; <math>Ib <=$  "0001"; Icin <= '0'; waitfor10ns; assert(Osum - Test case 5: Ia = 1111, Ib = 1111, cin = 0 Ia ;= "1111"; Ib ;= "1111"; <math>Icin := '0'; waitfor10ns; assert(Osum - Test case 6: Ia = 1010, Ib = 0101, cin = 1 Ia ;= "1010"; <math>Ib := "0101"; Icin := '1'; waitfor10ns; assert(Osum - Test case 7: Ia = 1001, Ib = 1001, cin = 0 Ia ;= "1001"; <math>Ib := "1001"; Icin := '0'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Icin := '1'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Icin := '1'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Icin := '1'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Icin := '1'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Icin := '1'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Ib := "1001"; Icin := '1'; waitfor10ns; assert(Osum - Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia ;= "0110"; <math>Ib := "1001"; Ib := "1001"; I

Simulazione Il risultato della testbench sopra indicata è illustrato nella seguente simulazione: [h] [width=16cm]reso

```
Carry-Select Adder Implementazione Nella fase iniziale vengono istanziati i vari addizionatori Ripple Carry con le l'Codice Carry Select [language=VHDL] library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity carry_select_16bitisPort(A:inSTD_LOGIC_VECTOR(15downto0); B:inSTD_LOGIC_VECTOR(15downto0); architecture Behavioral of carry<math>_select_16bitis component ripplecarry_4bitisPort(A_4:inSTD_LOGIC_VECTOR(3downto0); B_4:inSTD_LOGIC_VECTOR(3downto0); begin ripplecarry<math>_4bitisPort(A_4:inSTD_LOGIC_VECTOR(3downto0); B_4:inSTD_LOGIC_VECTOR(3downto0); begin ripplecarry<math>_0:ipplecarry_4bitPORTMAP(A_4>A(3downto0), B_4>B(3downto0), carry_in=>carry_in_s ripplecarry_0:ripplecarry_4bitPORTMAP(A_4>A(7downto4), B_4=>B(7downto4), carry_in=>'0', carry_ou=ripplecarry<math>_0:ripplecarry_4bitPORTMAP(A_4>A(11downto8), B_4>B(11downto8), carry_in=>'0', carry_ou=ripplecarry<math>_0:ripplecarry_4bitPORTMAP(A_4>A(11downto8), B_4=>B(11downto8), carry_in=>'0', carry_ou=ripplecarry<math>_0:ripplecarry_4bitPORTMAP(A_4>A(15downto12), B_4>B(15downto12), carry_in=>'0', carry_ou=ripplecarry<math>_0:ripplecarry_4bitPORTMAP(A_4>A(15downto12), B_4>B(15downto12), carry_in=>'0', carry_ou=ripplecarry_3bitPORTMAP(A_4>A(15downto12), B_4>B(15downto12), carry_in=>-10', carry_in=>'0', carry_ou=ripplecarry_3bitPORTMAP(A_4>A(15downto12), B_4>B(15downto12), carry_in=>-10', car
```