

```

LOGIC,STD_LOGIC_VECTOR,keywordstyle =
[1]blue,keywordstyle =
[2]teal,sensitive =
true,morecomment =
[l]—
—,morestring =
[b]”
numbers=left,
numberstyle=gray,
keywordstyle=blue,
commentstyle=green!60!black,
stringstyle=orange,
breaklines=true,
showstringspaces=false,
tabsize=2,
xleftmargin=2em

```

Carry Select Adder a 16 bit

Relazione di progetto

Studenti:

Frega Umberto 239527, frgmrt04a051353d@studenti.unical.itfrgmrt04a051353d@studenti.unical.it;
 Napoli Leonardo 234364, npllrd02s30d086@studenti.unical.it npllrd02s30d086@studenti.unical.it;
https://github.com/Zi0LEO/elettronica_digitaleCodice Sorgente

Il progetto assegnato consiste nel progettare ed implementare un carry select adder a 16 bit tramite linguaggio VHDL. Il primo passo della progettazione è stato definire la modularizzazione dell'adder tramite adder più semplici a minor costo. Full-Adder Implementazione Come componente di base del sistema si è optato per un semplice full-adder. A causa della complessità del progetto si è deciso di utilizzare un codice predefinito per la realizzazione di un full-adder. Codice Full-Adderproblem-label [language=VHDL] library IEEE; use IEEE.STD_LOGIC_164.ALL; entity fulladder_1bit is Port(A : in STD_LOGIC; B : in STD_LOGIC; carry_in : in STD_LOGIC; carry_out : out STD_LOGIC); architecture Behavioral of fulladder_1bit is signal p : STD_LOGIC; begin p <= A xor B; carry_out <= A when p = '0' else p; end Behavioral;

Schematicamente il codice precedente ha generato in Vivado la schematica riportata in *Figure 1*. Da notare la creazione e l'uso del componente `fulladder_1bitisPort` [h] [width=15cm]resources/fulladder.png Circuito Logico del Full Adder

Testbench Essendo presenti 3 entrate e quindi sole $2^3 = 8$ possibili combinazioni, si è deciso di testare ogni caso possibile. Il testbench è scritto in VHDL e utilizza la libreria IEEE.

```

Test Full-Adder [language=VHDL] library IEEE; use IEEE.STD_LOGIC_164.ALL;
entity testbench_fulladder is
end testbench_fulladder;
architecture Behavioral of testbench_fulladder is
    component fulladder_1bitisPort
        port
            A : in STD_LOGIC;
            B : in STD_LOGIC;
            Cin : in STD_LOGIC;
            Cout : out STD_LOGIC;
            Sum : out STD_LOGIC;
    end component;
    signal Ia, Ib, Icin, Ocout, Osum: STD_LOGIC;
begin
    CUT : fulladder_1bitisPort
        port map
            (Ia, Ib, Icin, Ocout, Osum);
    process
    --Test 2: A = 0, B = 0, carry_in = 1
    Ia <= '0'; Ib <= '0'; Icin <= '1'; wait_for 10 ns; assert (Osum = '1' and Ocout = '0')
    --Test 3: A = 1, B = 0, carry_in = 0
    Ia <= '1'; Ib <= '0'; Icin <= '0'; wait_for 10 ns; assert (Osum = '1' and Ocout = '0')
    --Test 4: A = 1, B = 0, carry_in = 1
    Ia <= '1'; Ib <= '0'; Icin <= '1'; wait_for 10 ns; assert (Osum = '0' and Ocout = '1')
    --Test 5: A = 0, B = 1, carry_in = 0
    Ia <= '0'; Ib <= '1'; Icin <= '0'; wait_for 10 ns; assert (Osum = '1' and Ocout = '0')
    --Test 6: A = 0, B = 1, carry_in = 1
    Ia <= '0'; Ib <= '1'; Icin <= '1'; wait_for 10 ns; assert (Osum = '0' and Ocout = '1')
    --Test 7: A = 1, B = 1, carry_in = 0
    Ia <= '1'; Ib <= '1'; Icin <= '0'; wait_for 10 ns; assert (Osum = '0' and Ocout = '1')
    --Test 8: A = 1, B = 1, carry_in = 1
    Ia <= '1'; Ib <= '1'; Icin <= '1'; wait_for 10 ns; assert (Osum = '1' and Ocout = '0')
    end process;
end Behavioral;

```

Simulazione Il risultato della testbench sopra indicata è illustrato nella seguente simulazione: [ht
[width=16cm]resources/fulladder_sim.png

Simulazione FullAdder

Ripple-Carry Adder a 4 bit Implementazione L'addizionatore a propagazione del riporto conta al suo interno 4 full

Codice Ripple Carry [language=VHDL] library IEEE; use IEEE.STD_LOGIC_164.ALL;

entity ripplecarry4bitisPort(A4 : inSTD_LOGIC_VECTOR(3downto0); B4 : inSTD_LOGIC_VECTOR(3downto0); carry_in : inSTD_LOGIC; sum : outSTD_LOGIC_VECTOR(3downto0); carry_out : outSTD_LOGIC);

architecture Behavioral of ripplecarry4bitiscomponentfulladder1bitisPort(A : inSTD_LOGIC; B : inSTD_LOGIC; cin : inSTD_LOGIC; sum : outSTD_LOGIC; cout : outSTD_LOGIC);

begin fa0 : fulladder1bitPORTMAP(A4(0), B4(0), carry_in, sum(0), carry_out);

TestBench Nella fase di testing essendo impossibile testare ogni caso sono stati implementati i test soltanto di alcuni casi.

Codice Ripple Carry [language=VHDL] library IEEE; use IEEE.STD_LOGIC_164.ALL;

entity testbench_ripplecarryisendtestbench_ripplecarry;

architecture Behavioral of testbench_ripplecarryiscomponentripplecarry4bitisPort(A4 : inSTD_LOGIC_VECTOR(3downto0); B4 : inSTD_LOGIC_VECTOR(3downto0); cin : inSTD_LOGIC; sum : outSTD_LOGIC_VECTOR(3downto0); cout : outSTD_LOGIC);

signal Ia,Ib,Osum: std_logic_vector(3downto0); signalIcin,Ocout : std_logic;

begin CUT: ripplecarry4bitportmap(Ia,Ib,Icin,Ocout,Osum);processbegin --Test1 : casobase, A = 0, B = 0, cin = 0; wait for 10ns; assert (Osum = "0000" and Ocout = '0'); --Test 2: A = 1, B = 1, carry = 0 Ia j= "0001"; Ib j= "0001"; Icin j= '0'; wait for 10ns; assert (Osum = "0010" and Ocout = '0'); --Test case 3: A = 0101, B = 0011, carry_in = 0Ia <= "0101"; Ib <= "0011"; Icin <= '0'; wait for 10ns; assert(Osum = "1000" and Ocout = '1'); -- Test case 4: A = 1111, B = 0001, carry_in = 0Ia <= "1111"; Ib <= "0001"; Icin <= '0'; wait for 10ns; assert(Osum = "0000" and Ocout = '0'); -- Test case 5: Ia = 1111, Ib = 1111, cin = 0 Ia j= "1111"; Ib j= "1111"; Icin j= '0'; wait for 10 ns; assert (Osum = "1110" and Ocout = '1'); -- Test case 6: Ia = 1010, Ib = 0101, cin = 1 Ia j= "1010"; Ib j= "0101"; Icin j= '1'; wait for 10 ns; assert (Osum = "0111" and Ocout = '1'); -- Test case 7: Ia = 1001, Ib = 1001, cin = 0 Ia j= "1001"; Ib j= "1001"; Icin j= '0'; wait for 10 ns; assert (Osum = "0010" and Ocout = '0'); -- Test case 8: Ia = 0110, Ib = 1001, cin = 1 Ia j= "0110"; Ib j= "1001"; Icin j= '1'; wait for 10 ns; assert (Osum = "1111" and Ocout = '1'); end process; end Behavioral;

Simulazione Il risultato della testbench sopra indicata è illustrato nella seguente simulazione: [h] [width=16cm]resources/simulation/ripplecarry4bit.png

```

Carry-Select Adder Implementazione Nella fase iniziale vengono istanziati i vari addizionatori Ripple Carry con le librerie
Codice Carry Select [language=VHDL] library IEEE; use IEEE.STD_LOGIC_164.ALL;
entity carry_select_16bit_isPort(A : in STD_LOGIC_VECTOR(15 downto 0); B : in STD_LOGIC_VECTOR(15 downto 0); C : in STD_LOGIC_VECTOR(15 downto 0))
architecture Behavioral of carry_select_16bit_is
component ripplecarry_4bit_isPort(A4 : in STD_LOGIC_VECTOR(3 downto 0); B4 : in STD_LOGIC_VECTOR(3 downto 0); C4 : in STD_LOGIC_VECTOR(3 downto 0))
shared variable carry_selector : STD_LOGIC; signal carry_start : STD_LOGIC; signal carry0, carry1 : STD_LOGIC_VECTOR(3 downto 0)
begin
ripplecarry0_0 : ripplecarry_4bit_PORTMAP(A4 => A(3 downto 0), B4 => B(3 downto 0), carry_in => carry_in_start, carry_out => carry0);
ripplecarry1_0 : ripplecarry_4bit_PORTMAP(A4 => A(7 downto 4), B4 => B(7 downto 4), carry_in => carry0(3), carry_out => carry1);
ripplecarry2_0 : ripplecarry_4bit_PORTMAP(A4 => A(11 downto 8), B4 => B(11 downto 8), carry_in => carry1(3), carry_out => carry2);
ripplecarry3_0 : ripplecarry_4bit_PORTMAP(A4 => A(15 downto 12), B4 => B(15 downto 12), carry_in => carry2(3), carry_out => carry3);
process(carry_start, sum0, sum1, carry_start)
begin
case carry_selector is when '0' => sum(11 downto 8) <= sum0(7 downto 4); carry_selector := carry0(1); when others => sum(15 downto 12) <= sum0(11 downto 8);
carry_selector := carry0(2); when others => sum(15 downto 12) <= sum0(11 downto 8);
end process;
end entity testbench_carryselect_isendtestbench_carryselect;
architecture Behavioral of testbench_carryselect_iscomponent
carry_select_16bit_isPort(A : in STD_LOGIC_VECTOR(15 downto 0); B : in STD_LOGIC_VECTOR(15 downto 0); C : in STD_LOGIC_VECTOR(15 downto 0))
process begin
-- Test 1: A = 0000000000000000, B = 0000000000000000, carry_in = 0
Ia <= (others => '0'); Ib <= (others => '0');
-- Test 2: A = 0000000000000000, B = 0000000000000000, carry_in = 1
Ia <= (others => '0'); Ib <= (others => '0');
-- Test 3: A = 0111111111111111, B = 0000000000000000, carry_in = 0
Ia <= "0111111111111111"; Ib <= "32767";
-- Test 4: A = 0111111111111111, B = 0111111111111111, carry_in = 0
Ia <= "0111111111111111"; Ib <= "32767";
-- Test 5: A = 0000000000000000, B = 0000000000000000, carry_in = 1
Ia <= "0000000000000000"; Ib <= "0000000000000000";
-- Test 6: A = 0000000000000000, B = 1111111111111111, carry_in = 0
Ia <= "0000000000000000"; Ib <= "1111111111111111";
-- Test 7: A = 1111111111111111, B = 1111111111111111, carry_in = 1
Ia <= "1111111111111111"; Ib <= "65535";
-- Test 8: A = 1111111111111111, B = 0000000000000000, carry_in = 0
Ia <= "1111111111111111"; Ib <= "65535";
-- Test Finiti report "Tutti i test sono stati completati con successo!"
severity note; end process; end Behavioral;
end testbench_carryselect_is;

```