
Spartan6 - DSP48A1

Made by: Ziad Alaa Anis Mohamed Kamal Kassem



Project Specs:

The Spartan-6 family offers a high ratio of DSP48A1 slices to logic, making it ideal for math intensive applications. Design DSP48A1 slice of the spartan6 FPGAs.

Parameter	Function
A0REG, A1REG, B0REG, and B1REG	The AOREG, A1REG, BOREG, and B1REG attributes can take values of 0 or 1. These values define the number of pipeline registers in the A and B input paths. A0REG defaults to 0 (no register). A1REG defaults to 1 (register). B0REG defaults to 0 (no register) B1REG defaults to 1 (register). A0 and B0 are the first stages of the pipelines. A1 and B1 are the second stages of the pipelines
CREG, DREG, MREG, PREG, CARRYINREG,	These attributes can take a value of 0 or 1. The number defines the
CARRYOUTREG, and OPMODEREG	number of pipeline stages. Default: 1 (registered)
CARRYINSEL	The CARRYINSEL attribute is used in the carry cascade input, either the CARRYIN input will be considered or the value of opmode[5]. This attribute can be set to the string CARRYIN or OPMODE5. Default: OPMODE5. Tie the output of the mux to 0 if none of these string values exist.
B_INPUT	The B_INPUT attribute defines whether the input to the B port is routed from the B input (attribute = DIRECT) or the cascaded input (BCIN) from the previous DSP48A1 slice (attribute = CASCADE). Default: DIRECT. Tie the output of the mux to 0 if none of these string values exist.
RSTTYPE	The RSTTYPE attribute selects whether all resets for the DSP48A1 slice should have a synchronous or asynchronous reset capability. This attribute can be set to ASYNC or SYNC. Default: SYNC.

Signal Name	Function		
Α	18-bit data input to multiplier, and optionally to post adder/subtracter depending on the		
	value of OPMODE[1:0].		
В	18-bit data input to pre-adder/subtracter, to multiplier depending on OPMODE[4], or to post-		
	adder/subtracter depending on OPMODE[1:0].		
С	48-bit data input to post-adder/subtracter.		
D	18-bit data input to pre-adder/subtracter. D[11:0] are concatenated with A and B and		
	optionally sent to post-adder/subtracter depending on the value of OPMODE[1:0].		
CARRYIN	carry input to the post-adder/subtracter		
М	36-bit buffered multiplier data output, routable to the FPGA logic. It is either the output of		
	the M register (MREG = 1) or the direct output of the multiplier (MREG = 0).		
Р	Primary data output from the post-adder/subtracter. It is either the output of the P register		
	(PREG = 1) or the direct output of the post adder/subtracter (PREG = 0).		
CARRYOUT	Cascade carry out signal from post-adder/subtracter. It can be registered in (CARRYOUTREG		
	= 1) or unregistered (CARRYOUTREG = 0). This output is to be connected only to CARRYIN of		
	adjacent DSP48A1 if multiple DSP blocks are used.		
CARRYUOUTF	Carry out signal from post-adder/subtracter for use in the FPGA logic. It is a copy of the		
	CARRYOUT signal that can be routed to the user logic.		

Signal Name	Function	
CLK	DSP clock	
OPMODE	Control input to select the arithmetic operations of the DSP48A1 slice.	

Signal Name	Function	
CEA	Clock enable for the A port registers: (A0REG & A1REG).	
CEB	Clock enable for the B port registers: (B0REG & B1REG).	
CEC	Clock enable for the C port registers (CREG).	
CECARRYIN	Clock enable for the carry-in register (CYI) and the carry-out register (CYO).	
CED	Clock enable for the D port register (DREG).	
CEM	Clock enable for the multiplier register (MREG).	
CEOPMODE	Clock enable for the opmode register (OPMODEREG).	
CEP	Clock enable for the P output port registers (PREG = 1).	

Notes:

-Note: opmode input has a register and mux pair in the design entry the same way as the input A, D, or C.


-Reset Input Ports: All the resets are active high reset. They are either sync or async depending on the parameter RSTTYPE.

Signal Name	Function	
RSTA	Reset for the A registers: (A0REG & A1REG).	
RSTB	Reset for the B registers: (B0REG & B1REG).	
RSTC	Reset for the C registers (CREG).	
RSTCARRYIN	Reset for the carry-in register (CYI) and the carry-out register (CYO).	
RSTD	Reset for the D register (DREG).	
RSTM	Reset for the multiplier register (MREG).	
RSTOPMODE	Reset for the opmode register (OPMODEREG).	
RSTP	Reset for the opmode register (OPMODEREG).	

Signal Name	Function
BCIN	Cascade input for Port B.
BCOUT	Cascade output for Port B.
PCIN	Cascade input for Port P.
PCOUT	Cascade output for Port P.

OPMODE Pin Descriptions:


Port Name	Function	
OPMODE[1:0]	Specifies the source of the X input to the post-adder/subtracter	
OPMODE[3:2]	Specifies the source of the Z input to the post-adder/subtracter	
OPMODE[4]	Specifies the use of the pre-adder/subtracter	
OPMODE[5]	Forces a value on the carry input of the carry-in register (CYI) or direct to the CIN to the	
	post-adder. Only applicable when CARRYINSEL = OPMODE5	
OPMODE[6]	Specifies whether the pre-adder/subtracter is an adder or subtracter	
OPMODE[7]	Specifies whether the post-adder/subtracter is an adder or subtracter	



Test Bench 1:

Measuring the activity of:


- All the Registers Activated
- The Asynchronous Reset
- Binput → B
- Concatenation of D:A:B
- Carry in selection → Carry in



Test Bench 2:

Measuring the activity of:


- All the Registers Activated
- The Synchronous Reset
- B input → BCIN
- Multiplication and M_REG functionality
- Z mux → PCIN
- Carry in selection → OPMODE[5]



Test Bench 3:

Measuring the activity of:


- All the Registers Deactivated Except PREG for testing the X MUX
- B input → BCIN
- $X \text{ mux} \rightarrow P$
- $Z \max \rightarrow C$
- Carry in selection \rightarrow OPMODE[5]




Automation Script for Questa-sim: Using Run.do file

Vivado For Synthesizing:


Elaboration:




Synthesis:



Implementation:



Design Timing Summary



Ouesta-lint:

Methodology:

-FPGA

-use goal: Implementation

```
Rtl Design Style open
Rtl Design Style open
                         condition const
                                                                       Condition expression is a constant, Module DSP48A1.
                                                                                                                                         DSP//8A1
                                                                                                                                                                                             unassig
                        condition const
                                                                       Condition expression is a constant. Module DSP48A1,...
                                                                                                                                         DSP48A1
                                                                                                                                                                                             unassig...
                                                                                                                                                                                             unassig
                        assign_with_multi_arith_...
conditional_operator_nes...
                                                                       Assignment statement has more than one arithmetic o... Conditional operator has a nested conditional operato...
                                                                                                                                                             Rtl Design Style open
Rtl Design Style open
                                                                                                                                         DSP48A1
                                                                                                                                                                                                          2106621067
     0 🖺
                                                                                                                                                                                             unassig.
                        feedthrough_path
gen_label_missing
                                                                       Module has a feedthrough path from an input port to a...
Generate block label missing in the module. GenBlock...
                                                                                                                                        param_mux
param_mux
                                                                                                                                                             Connectivity
                                                                                                                                                                                             unassia
                                                                                                                                                                                                          2.5.1.6
                                                                                                                                                                                open
...
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                             unassig.
                                                                                                                                                                                                          2.10.6.5
                        multiplication operator
                                                                      Expression has a multiplication operator, Module DSP
                                                                                                                                         DSP48A1
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                             unassia.
                        parameter_name_duplicate
reserved_keyword
                                                                                                                                                             Nomenclature... open
                                                                                                                                                                                             unassig
.
                                                                       Same parameter name is used in more than one mod.
                                                                                                                                         DSP48A1
                                                                                                                                                                                                          1.1.4.3, 3.2.2.2
                                                                       Name of the design element matches a reserved key.
                                                                                                                                                                                                          1.1.1.3
                                                                                                                                         param mux
                                                                                                                                                             Nomenclature... open
                                                                                                                                                                                             unassig..
                        reserved_keyword
reserved_keyword
                                                                                                                                                                                             unassig
÷--
                                                                       Name of the design element matches a reserved key.
                                                                                                                                         param_mux
                                                                                                                                                             Nomenclature
                                                                                                                                                                                                          1113
                                                                       Name of the design element matches a reserved key.
                                                                                                                                                             Nomenclature..
                                                                                                                                                                                             unassig.
                                                                                                                                                                                                          1.1.1.3
                                                                                                                                         param mux
                                                                                                                                                                                open
                        unloaded input port
÷--
     0
                                                                       Module input drives no logic, Port CARRYIN, Module
                                                                                                                                         DSP48A1
                                                                                                                                                             Connectivity
                                                                                                                                                                                open
                                                                                                                                                                                             unassig
                                                                      Module input drives no logic. Port BCIN, Module DSP...
Module input drives no logic. Port CEN, Module para...
.
                        unloaded_input_port
                                                                                                                                         DSP48A1
                                                                                                                                                                                open
                        unloaded input port
      0
                                                                                                                                         param mux
                                                                                                                                                             Connectivity
                                                                                                                                                                                open
                                                                                                                                                                                             unassia.
                                                                      Module input drives no logic. Port CLK, Module param...
Module input drives no logic. Port RST, Module param...
                        unloaded_input_port
unloaded_input_port
                                                                                                                                         param_mux
                                                                                                                                                             Connectivity
                                                                                                                                                                                open
                                                                                                                                                                                             unassig
                                                                                                                                        param mux
                                                                                                                                                             Connectivity
                                                                                                                                                                                open
                                                                                                                                                                                             unassig.
                                                                                                                                                                                             unassig.
                        line_char_large
line_char_large
                                                                      Line has more characters than the specified limit. Curr...
Line has more characters than the specified limit. Curr...
                                                                                                                                                             Rtl Design Style open
Rtl Design Style open
                                                                                                                                                                                                          3.1.4.5
3.1.4.5
                                                                                                                                         none
                                                                                                                                                                                             unassia.
                        line char large
                                                                       Line has more characters than the specified limit. Curr
                                                                                                                                         none
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                             unassig
                                                                                                                                                                                                          3145
                        line_char_large
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                                          3.1.4.5
                                                                       Line has more characters than the specified limit. Curr...
                        line char large
                                                                       Line has more characters than the specified limit. Curr.
                                                                                                                                         none
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                             unassia.
                                                                                                                                                                                                          3.1.4.5
                        line_char_large
line_char_large
                                                                      Line has more characters than the specified limit. Curr...
Line has more characters than the specified limit. Curr...
                                                                                                                                                                                             unassig
ė--
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                                          3.1.4.5
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                                          3.1.4.5
                                                                                                                                        none
                                                                                                                                                                                             unassia...
B--
                                                                                                                                                             Rtl Design Style open
     0
                        line_char_large
                                                                      Line has more characters than the specified limit. Curr..
                                                                                                                                                                                             unassig... 3.1.4.5
                                                                                                                                        DSP48A1
      6 🔛
                        multi ports in single line
                                                                       Multiple ports are declared in one line. Module DSP48...
                                                                                                                                                             Rtl Design Style open
                                                                                                                                                                                             unassia..
                                                                                                                                                                                                           3.5.6.3
h...
                        multi_ports_in_single_line
                                                                      Multiple ports are declared in one line. Module param...
                                                                                                                                         param_mux
                                                                                                                                                            Rtl Design Style open
                                                                                                                                                                                             unassig... 3.5.6.3
    Status Commands
# Version 2021.1 4558100 win64 28-Jan-2021
```

```
: 2025-02-25 16:45:45
# Description
               : Provides list of commands associated with the status(s) that are exported from GUI.
# Database
               : D:/Kareem Wassem/DESIGN/Projects/Project 1/lint.db
lint report item -arg module=param_mux -arg port1=IN -arg port2=OUT -arg file=Paramtrized_mux.v -check
{feedthrough_path} -status {uninspected}
lint report item -arg expression=Z_mux_out+X_mux_out+{'h0000000000000,carry_mux_out} -arg count=2 -arg module=DSP48A1
arg file=Desgin.v -check {assign with multi arith operations} -rtl id {1bda49de 00200} -status {uninspected}
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {arith_expr_with_conditional_operator} -message {All are
acceptable} -owner {Ziad Kassem} -reviewer {Eng. Magdy} -rtl_id {1bda49de_00200} -status {waived}
lint report item -arg count=113 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg count=123 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg count=133 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {multiplication_operator} -rtl_id {cdac293_00200} -
status {uninspected}
lint report item -arg count=146 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {multi_ports_in_single_line} -status {uninspected}
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {arith expr with conditional operator} -message {All are
acceptable }-owner {Ziad Kassem} -reviewer {Eng. Magdy} -rtl_id {839a1935_00200} -status {waived}
lint report item -arg count=127 -arg limit=110 -arg file=Desgin.v -check {line char large} -status {uninspected}
lint report item -arg count=122 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg module=param_mux -arg port=RST -arg file=Paramtrized_mux.v -check {unloaded_input_port} -status
{uninspected}
lint report item -arg {reason=VHDL keyword} -arg module=param_mux -arg name=IN -arg file=Paramtrized_mux.v -check
{reserved_keyword} -status {uninspected}
lint report item -arg count=118 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
```

```
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {condition_const} -rtl_id {8636a513_00200} -status
{uninspected}
lint report item -arg module=DSP48A1 -arg port=CARRYIN -arg file=Desgin.v -check {unloaded_input_port} -status
{uninspected}
lint report item -arg module=param_mux -arg port=CEN -arg file=Paramtrized_mux.v -check {unloaded_input_port} -status
{uninspected}
lint report item -arg parameter=RSTTYPE -arg count=2 -arg module1=DSP48A1 -arg module2=param_mux -arg file1=Desgin.v
-arg file2=Paramtrized_mux.v -check {parameter_name_duplicate} -status {uninspected}
lint report item -arg {reason=VHDL keyword} -arg module=param_mux -arg name=OUT -arg file=Paramtrized_mux.v -check
{reserved_keyword} -status {uninspected}
lint report item -arg count=155 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg count=145 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
lint report item -arg genblock=if -arg module=param_mux -arg file=Paramtrized_mux.v -check {gen_label_missing} -status
{uninspected}
lint report item -arg {reason=Case variant of verilog keyword} -arg module=param_mux -arg name=REG -arg
file=Paramtrized_mux.v -check {reserved_keyword} -status {uninspected}
lint report item -arg module=param_mux -arg port=CLK -arg file=Paramtrized_mux.v -check {unloaded_input_port} -status
{uninspected}
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {conditional_operator_nested} -status {uninspected}
lint report item -arg module=DSP48A1 -arg file=Desgin.v -check {condition_const} -rtl_id {fa5870fb_00200} -status
{uninspected}
lint report item -arg module=param_mux -arg file=Paramtrized_mux.v -check {multi_ports_in_single_line} -status
{uninspected}
lint report item -arg module=DSP48A1 -arg port=BCIN -arg file=Desgin.v -check {unloaded_input_port} -status
{uninspected}
lint report item -arg count=114 -arg limit=110 -arg file=Desgin.v -check {line_char_large} -status {uninspected}
# Completed writing status commands
# -----
```