

Table of Contents


| Modules Design Code: |
|---------------------------------------|
| RAM Design Code: |
| SPI_SLAVE_DESIGN_CODE: |
| TOP_MODULE_DESIGN_CODE: |
| Test Bench: 9 |
| Do File: |
| Constrain File: 12 |
| Encoding: |
| ONE_HOT: |
| Elaborated Design: |
| Synthesis: |
| Implementation: |
| Bitstream File: |
| Gray_Encoding: |
| Elaborated Design: |
| Synthesis: |
| Implementation: |
| Bitstream File: |
| Sequential_Encoding: |
| Elaborated Design: |
| Synthesis: |
| Implementation: |
| Bitstream File: |
| Debug Core: |
| Waveform: |
| Testing Write address functionality : |
| Testing Write data functionality : |
| Randomized reading form RAM : |

Modules Design Code:

RAM Design Code:

```
module RAM #(
   parameter MEM_DEPTH = 256, // Defines the depth of memory (number of addresses available)
   ) (
   input [9:0] din,
   input rx_valid, clk, rst_n, // Control signals: receive valid, clock, and active-low reset
   output reg [7:0] dout,
   output reg tx_valid
   reg [7:0] memory [MEM_DEPTH-1:0]; // Memory array declaration
   reg [ADDR_SIZE-1:0] WR_address_bus; // Write address register
   reg [ADDR_SIZE-1:0] RD_address_bus; // Read address register
   reg flag_read; // Flag to indicate a pending read operation
   reg flag_write; // Flag to indicate a pending write operation
   always @(posedge clk) begin
       if (~rst_n) begin // Active-low reset handling
           dout <= 0;
           tx_valid <= 0;</pre>
           flag_write <= 0;</pre>
           flag_read <= 0;</pre>
           RD_address_bus <= 0;</pre>
           WR_address_bus <= 0;</pre>
       end
       else begin
           tx_valid <= 0; // Ensure tx_valid is cleared at the start of each clock cycle
           case ({din[9], din[8]}) // Extracting the control bits from din
               2'b00: begin
                   * Case 00: Handle write address request from SPI slave
                   * If no previous write is pending, store the write address
                   if (rx_valid && ~flag_write) begin
                       WR_address_bus <= din[7:0]; // Store write address</pre>
                       flag write <= 1; // Indicate address is ready to be written on
               2'b01: begin
                   * Case 01: Handle writing data to memory
                   if (rx_valid && flag_write) begin
                      flag write <= 0;
```

```
memory[WR_address_bus] <= din[7:0]; // Write data to the address stored</pre>
             2'b10: begin
                 * If no previous read is pending, store the read address
                 if (rx_valid && ~flag_read) begin
                     flag_read <= 1;</pre>
                     RD_address_bus <= din[7:0]; // Store read address</pre>
                     Case 11: Handle memory read operation
                 if (rx_valid && flag_read) begin
                     dout <= memory[RD_address_bus]; // Read data from memory</pre>
                     flag_read <= 0;</pre>
                     tx_valid <= 1; // Indicate data is ready to be sent</pre>
end
```



SPI_SLAVE_DESIGN_CODE:

```
module SPI Slave #(
    parameter IDLE
                      ='b000 ,
    parameter CHK_CMD = 'b001 ,
                       ='b010 ,
    parameter WRITE
    parameter READ_ADD ='b011 ,
    parameter READ_DATA = 'b100
)(
    input SS_n,CLK,rst_n,
    input tx_valid,
    input [7:0] tx data,
    input MOSI,
    output reg MISO,
    output reg rx valid,
    output reg [9:0] rx_data
// State Variables
reg [2:0] cs,ns;
//Global Variables
reg is_address_received;
reg data_received;
// 1)SER_TO_PAR
reg [3:0] cycle counter SER TO PAR;
reg [3:0] cycle_counter_PAR_TO_SER;
reg [7:0]Parallel_data_out;
//State Memory
always @(posedge CLK) begin
    if(~rst_n)begin
    else begin
```

```
always @(*) begin
        IDLE: begin
            if (SS_n) begin
           else begin
                ns = CHK\_CMD;
       CHK_CMD: begin
            if (SS_n) begin
            else if (MOSI == 0) begin
           else if (~is_address_received) begin
                    ns = READ_ADD ;
            else begin
                   ns = READ_DATA ;
       WRITE: begin
            if (SS_n) begin
           end else begin
                ns = WRITE ;
        READ_ADD: begin
           if (SS_n) begin
                ns = READ_ADD ;
       READ_DATA: begin
           if (SS_n) begin
            end else begin
                ns = READ_DATA ;
```

```
default: ns = IDLE ;
    endcase
always @(posedge CLK) begin
    if(~rst_n)begin
         MISO
                      <= 0 ;
         rx_valid
                     <= 0 ;
                   <= 0;
         rx data
         //some internal signals
         is_address_received
                                        <= 0 ;
         Parallel data out
                                         <= 0;
         cycle_counter_PAR_TO_SER
                                        <= 0 ;
         cycle_counter_SER_TO_PAR
                                        <= 0;
    else begin
       if (SS_n) begin
            communication_ended();
       end else if (cs == CHK_CMD) begin
            SER_TO_PAR();
       end else if (cs == WRITE) begin
            SER_TO_PAR();
        end else if (cs == READ_ADD) begin
           SER TO PAR();
        end else if (cs == READ_DATA) begin
            READ_DATA_TASK();
task SER_TO_PAR();
begin
    if (cycle_counter_SER_TO_PAR < 10) begin</pre>
        rx_data <= {rx_data [8:0] , MOSI} ;</pre>
        cycle_counter_SER_TO_PAR <= cycle_counter_SER_TO_PAR + 1;</pre>
    if (cycle_counter_SER_TO_PAR == 9) begin
        rx valid <= 1;</pre>
       if (cs == READ_ADD) is_address_received <= 1;</pre>
        else is_address_received <= 0;</pre>
task PAR_TO_SER();
begin
```

```
if (cycle_counter_PAR_TO_SER < 8) begin</pre>
              MISO <= Parallel_data_out[7];</pre>
              Parallel_data_out <= Parallel_data_out<<1;</pre>
              cycle_counter_PAR_TO_SER <= cycle_counter_PAR_TO_SER + 1 ;</pre>
       end
       if(cycle_counter_PAR_TO_SER == 7) begin
                             data_received <= 0;</pre>
                             is_address_received <= 0;</pre>
end
task READ_DATA_TASK();
begin
              if(data_received)begin
                      PAR_TO_SER();
              end
              else if (tx valid) begin
                      rx_valid <= 0;</pre>
                     Parallel_data_out <= tx_data;</pre>
                      data_received <= 1;</pre>
              end
              else begin
                      SER_TO_PAR();
              end
// Handling any time SS_n = 1 (at the end of communication or accidentaly)
task communication_ended();begin
       MISO
                                                          <= 0 ;
       cycle_counter_PAR_TO_SER
                                                          <= 0 ;
       cycle_counter_SER_TO_PAR
                                                          <= 0 ;
       rx_valid
                                                          <= 0 ;
       Parallel_data_out
                                                          <= 0 ;
endmodule
   Severity Status
                                                 Alias
                                                                                                                                                                   Module
                                                                                                                                                                                                Stat-
                              Check
                                                                                                      Message
                                                                                                                                                                                  Category
                                                          Task sets a global variable. Variable rx_data, Set at: Module SPI_Slave, File D:/Kareem_Wassem/DESIG.
                                                                                                                                                               SPI_Slave
                                                                                                                                                                               Rtl Design Style open
                     task sets global var
                                                         Task sets a global variable. Variable rx_data, set at. module SPI_slave, File D./Kareem_vassem/DESIG...

Task sets a global variable. Variable cycle_counter_SER_TO_PAR_Set at: Module SPI_Slave, File D./Kar...

Task sets a global variable. Variable rx_valid, Set at: Module SPI_Slave, File D./Kareem_Wassem/DESIG...

Task sets a global variable. Variable is_address_received, Set at: Module SPI_Slave, File D./Kareem_Wass...

Task sets a global variable. Variable MISO, Set at: Module SPI_Slave, File D./Kareem_Wassem/DESIGN/...
                    task_sets_global_var
task_sets_global_var
                                                                                                                                                                               Rtl Design Style open
Rtl Design Style open
B-- 0
                                                                                                                                                               SPI_Slave
B-- 0
                    task sets global var
                                                                                                                                                               SPI_Slave
                                                                                                                                                                              Rtl Design Style open
Rtl Design Style open
                     task_sets_global_var
```

TOP_MODULE_DESIGN_CODE:

```
module SPI#(
    parameter MEM DEPTH = 256,
    parameter ADDR_SIZE = 8
) (
    input MOSI ,SS_n, CLK , rst_n,
    output MISO
);
    wire [7:0] tx_data ;
    wire [9:0] rx_data ;
    wire rx_valid, tx_valid;
    SPI_Slave Slave_handler (
        .SS_n(SS_n),
        .CLK(CLK),
        .rst_n(rst_n),
        .tx_valid(tx_valid),
        .tx_data(tx_data),
        .MOSI(MOSI),
        .MISO(MISO),
        .rx_valid(rx_valid),
        .rx_data(rx_data)
    RAM #(
        .MEM_DEPTH(MEM_DEPTH),
        .ADDR_SIZE(ADDR_SIZE)
    )RAM1 (
        .clk(CLK),
        .rst_n(rst_n),
        .din(rx_data),
        .rx_valid(rx_valid),
        .dout(tx_data),
        .tx_valid(tx_valid)
```

Test Bench:

```
module SPI_tb();
    bit MOSI_tb ,SS_n, CLK , rst_n;
    logic MISO_tb;
    SPI DUT (
        .SS_n(SS_n),
        .CLK(CLK),
        .rst_n(rst_n),
        .MOSI(MOSI_tb),
        .MISO(MISO_tb)
       CLK = 0;
        forever #1 CLK = ~CLK;
    end
    logic [7:0] address,data;
        SS_n = 1;
       MOSI_tb = 0;
        reset();
        $readmemb("mem.dat",DUT.RAM1.memory);
       // Test Case 1: Write Address (WRITE)
       SS_n = 0;
       @(negedge CLK);
        address = 8'b1111_0000;
        receive_from_master(10'b00_1111_0000); // Command 00 (WRITE) + 8-bit data
        SS_n = 1;
        @(negedge CLK);
        $stop;
       SS_n = 0;
        @(negedge CLK);
        address = 8'b1111_0000;
        receive_from_master(10'b01_1111_0000); // Command 01 (WRITE) + 8-bit data
        SS_n = 1;
       @(negedge CLK);
        // Test Case 3: Read Address (READ_ADD)
        SS_n = 0;
        @(negedge CLK);
        address = 8'b1111_0000;
        receive_from_master(10'b10_1111_0000); // Command 10 (READ_ADD) + 8-bit address
        SS_n = 1;
        @(negedge CLK);
        $stop;
```

```
SS_n = 0;
       @(negedge CLK);
       address = 8'b0000_0000;
       receive_from_master(10'b11_0000_0000); // Command 11 (READ_DATA) + dummy data
       @(negedge CLK);// wait for tx data from RAM
       repeat(9) @(negedge CLK); // Wait for 8-bit serialization
       SS n = 1;
       @(negedge CLK);
       $display("Normal Scenerio Finished ,Now starting Just Reading with self checking");
       repeat(10)begin
           //Read Address (READ ADD)
          SS_n = 0;
          @(negedge CLK);
           address = $random;
           receive_from_master({2'b10,address}); // Command 10 (READ_ADD) + 8-bit address
           SS n = 1;
          @(negedge CLK);
          SS_n = 0;
          @(negedge CLK);
           receive_from_master(10'b11_0000_0000); // Command 11 (READ_DATA) + dummy data
           repeat(2)@(negedge CLK);// wait for tx_valid trigger+ another edge spi receive data
           if (DUT.RAM1.memory [address] != DUT.Slave_handler.Parallel_data_out) begin
              $display("Error in just reading with self checking at time =%d",$time);
              $stop;
           repeat(9) @(negedge CLK); // Wait for 8-bit serialization
           SS_n = 1;
          @(negedge CLK);
        $display("Just Reading with self checking Finished with no errors ,Now starting Just Writing with
self checking");
repeat(10)begin
          SS_n = 0;
          @(negedge CLK);
           address = $random;
           data = $random ;
           receive_from_master({2'b00,address}); // Command 10 (READ_ADD) + 8-bit address
           SS_n = 1;
          @(negedge CLK);
          // Test Case 4: Read Data (READ DATA)
           SS_n = 0;
          @(negedge CLK);
           receive_from_master({2'b01,data}); // Command 11 (READ_DATA) + dummy data
```

```
@(negedge CLK);// wait for data to be written
            if (DUT.RAM1.memory [address] != data ) begin
                $display("Error in just Writing with self checking at time =%d",$time);
                $stop;
            SS_n = 1;
            @(negedge CLK);
        $display("Just Writing with self checking Finished with no errors");
        $stop;
    task reset();
        rst_n = 1;
        @(negedge CLK);
        rst_n = 0;
        @(negedge CLK);
        rst_n = 1;
    endtask
    task receive_from_master(logic [9:0] Parallel_data_in_tb);
        for (int i = 9; i >= 0; i--) begin
            MOSI_tb = Parallel_data_in_tb[i];
            @(negedge CLK);
        end
    endtask
endmodule
```

Do File:

```
vlib work
vlog Main_module.v Main_module_tb.sv SPI.v RAM.v
vsim -voptargs=+acc work.SPI_tb
add wave -position insertpoint \
sim:/SPI_tb/DUT/Slave_handler/CLK \
sim:/SPI_tb/DUT/Slave_handler/rst_n \
sim:/SPI_tb/DUT/Slave_handler/MOSI \
sim:/SPI_tb/DUT/Slave_handler/SS_n \
sim:/SPI_tb/DUT/Slave_handler/MISO \
sim:/SPI_tb/DUT/Slave_handler/tx_data \
sim:/SPI_tb/DUT/Slave_handler/rx_data \
sim:/SPI_tb/DUT/Slave_handler/rx_valid \
sim:/SPI_tb/DUT/Slave_handler/rx_valid \
run -all
```


Constrain File:

```
## Clock signal
create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports CLK]
## Switches
set property -dict { PACKAGE PIN V17
                                   IOSTANDARD LVCMOS33 } [get ports {rst n}]
set_property -dict { PACKAGE_PIN V16
                                   IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
set_property -dict { PACKAGE_PIN W16
                                   IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
## LEDs
set_property -dict { PACKAGE_PIN U16
                                   IOSTANDARD LVCMOS33 } [get_ports {MISO}]
## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set property CONFIG MODE SPIx4 [current design]
```


Encoding:

ONE_HOT:

Elaborated Design:




Synthesis:



| State | New | Encoding | Previous Encoding |
|-----------|-----|----------|-------------------|
| IDLE | I | 00001 | 000 |
| CHK_CMD | I . | 00010 | 001 |
| WRITE | I | 00100 | 010 |
| READ_ADD | I | 01000 | 011 |
| READ_DATA | I | 10000 | 100 |

Utilization Report:

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 37 | 20800 | 0.18 |
| FF | 54 | 41600 | 0.13 |
| BRAM | 0.50 | 50 | 1.00 |
| IO | 5 | 106 | 4.72 |



Timing Report:

Design Timing Summary


| Setup | Hol | d | F | Pulse Width | |
|---------------------------------|--------|------------------------------|----------|--|----------|
| Worst Negative Slack (WNS): 6.4 | 471 ns | Worst Hold Slack (WHS): | 0.139 ns | Worst Pulse Width Slack (WPWS): | 4.500 ns |
| Total Negative Slack (TNS): 0.0 | 000 ns | Total Hold Slack (THS): | 0.000 ns | Total Pulse Width Negative Slack (TPWS): | 0.000 ns |
| Number of Failing Endpoints: 0 | | Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: 12 | 24 | Total Number of Endpoints: | 124 | Total Number of Endpoints: | 57 |

Netlist:


Full file is found including the files and named: ONE_HOT_NETLIST.v

Implementation:

FPGA:



Schematic:




Timing:

Design Timing Summary


| etup | | Hold | | Pulse Width | |
|------------------------------|----------|------------------------------|----------|--|----------|
| Worst Negative Slack (WNS): | 6.327 ns | Worst Hold Slack (WHS): | 0.052 ns | Worst Pulse Width Slack (WPWS): | 4.500 ns |
| Total Negative Slack (TNS): | 0.000 ns | Total Hold Slack (THS): | 0.000 ns | Total Pulse Width Negative Slack (TPWS): | 0.000 ns |
| Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: | 124 | Total Number of Endpoints: | 124 | Total Number of Endpoints: | 57 |

Bitstream File:




Gray_Encoding:

Elaborated Design:




Synthesis:



| State | New End | coding | Previous Encoding |
|-----------|---------|--------|-------------------|
| IDLE | I | 000 | 000 |
| CHK_CMD | I | 001 | 001 |
| WRITE | I | 011 | 010 |
| READ_ADD | I | 010 | 011 |
| READ_DATA | I | 111 | 100 |

Utilization:



Timing:




NETLIST Report:

```
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
         : Thu Mar 13 10:45:28 2025
// Date
// Host
             : Ziad-Kassem running 64-bit major release (build 9200)
// Command : write_verilog
D:/Kareem_Wassem/DESIGN/Projects/SPI_Slave_With_Single_Port_RAM/GRAY_NETLIST.v
             : SPI
// Design
            : This is a Verilog netlist of the current design or from a specific cell of
// Purpose
the design. The output is an
                IEEE 1364-2001 compliant Verilog HDL file that contains netlist information
obtained from the input
               design files.
// Device
           : xc7a35ticpg236-1L
```


Full file is found including the files and named: GRAY_NETLIST.v

Implementation:


FPGA:



Schematic:




Utilization:




Timing:








Bitstream File:




Sequential_Encoding:

Elaborated Design:



Synthesis:




| State | New | Encoding | Previous Encoding |
|-----------|-----|----------|-------------------|
| IDLE | 1 | 000 | 000 |
| CHK_CMD | I | 001 | 001 |
| WRITE | I | 010 | 010 |
| READ_ADD | I | 011 | 011 |
| READ_DATA | I . | 100 | 100 |

Utilization:

Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 37 | 20800 | 0.18 |
| FF | 52 | 41600 | 0.13 |
| BRAM | 0.50 | 50 | 1.00 |
| IO | 5 | 106 | 4.72 |




Timing:

Design Timing Summary

| Setup | | Hold | | Pulse Width | |
|------------------------------|----------|------------------------------|----------|--|----------|
| Worst Negative Slack (WNS): | 6.471 ns | Worst Hold Slack (WHS): | 0.142 ns | Worst Pulse Width Slack (WPWS): | 4.500 ns |
| Total Negative Slack (TNS): | 0.000 ns | Total Hold Slack (THS): | 0.000 ns | Total Pulse Width Negative Slack (TPWS): | 0.000 ns |
| Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: | 122 | Total Number of Endpoints: | 122 | Total Number of Endpoints: | 55 |

All user specified timing constraints are met.




Netlist Report:

```
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
         : Thu Mar 13 11:04:24 2025
// Date
// Host
             : Ziad-Kassem running 64-bit major release (build 9200)
// Command : write_verilog
D:/Kareem_Wassem/DESIGN/Projects/SPI_Slave_With_Single_Port_RAM/PSEQENTIAL_NETLIST.v
// Design
              : SPI
// Purpose : This is a Verilog netlist of the current design or from a specific cell of
the design. The output is an
                IEEE 1364-2001 compliant Verilog HDL file that contains netlist information
obtained from the input
               design files.
// Device : xc7a35ticpg236-1L
```


Full file is found including the files and named: PSEQUENTIAL_NETLIST.v

Implementation:

FPGA:




Schematic:



Utilization:

Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 38 | 20800 | 0.18 |
| FF | 52 | 41600 | 0.13 |
| BRAM | 0.50 | 50 | 1.00 |
| 10 | 5 | 106 | 4.72 |



Timing:

Design Timing Summary

| Setup | | Hold | | Pulse Width | |
|------------------------------|----------|------------------------------|----------|--|----------|
| Worst Negative Slack (WNS): | 6.149 ns | Worst Hold Slack (WHS): | 0.044 ns | Worst Pulse Width Slack (WPWS): | 4.500 ns |
| Total Negative Slack (TNS): | 0.000 ns | Total Hold Slack (THS): | 0.000 ns | Total Pulse Width Negative Slack (TPWS): | 0.000 ns |
| Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: | 122 | Total Number of Endpoints: | 122 | Total Number of Endpoints: | 55 |

Bitstream File:

| write_bits | tream.pb | × | | | | | | |
|-------------------|----------|-------|-------|-------|-------|-------|-------|-------|
| 00000000 | 00 01 | 02 03 | 04 05 | 06 07 | 08 09 | 0a 0b | 0c 0d | 0e 0f |
| 00000000 | 0a 67 | 0a 0c | 43 6f | 6d 6d | 61 6e | 64 3a | 20 25 | 73 0a |
| 00000010 | 10 04 | 1a 04 | 31 38 | 37 30 | 2a 09 | 70 6c | 61 6e | 41 68 |
| 00000020 | 65 61 | 64 32 | 32 0a | 1e 6f | 70 65 | 6e 5f | 63 68 | 65 63 |
| 00000030 | 6b 70 | 6f 69 | 6e 74 | 20 53 | 50 49 | 5f 72 | 6f 75 | 74 65 |
| 00000040 | 64 2e | 64 63 | 70 32 | 07 64 | 65 66 | 61 75 | 6c 74 | 3a 07 |
| 00000050 | 64 65 | 66 61 | 75 6c | 74 5a | 07 31 | 32 2d | 32 38 | 36 36 |
| 00000060 | 68 00 | 70 04 | 78 04 | 90 01 | 00 10 | 02 0a | 5e 0a | 12 0a |
| 00000070 | 53 74 | 61 72 | 74 69 | 6e 67 | 20 25 | 73 20 | 54 61 | 73 6b |
| 08000000 | 0a 10 | 04 1a | 03 31 | 30 33 | 2a 0b | 63 6f | 6e 73 | 74 72 |
| 00000090 | 61 69 | 6e 74 | 73 32 | 23 Oa | Of 6f | 70 65 | 6e 5f | 63 68 |
| 000000a0 | 65 63 | 6b 70 | 6f 69 | 6e 74 | 32 07 | 64 65 | 66 61 | 75 6c |
| 000000b0 | 74 3a | 07 64 | 65 66 | 61 75 | 6c 74 | 5a 06 | 31 38 | 2d 31 |
| 000000c0 | 30 33 | 68 00 | 70 04 | 78 04 | 90 01 | 00 10 | 02 0a | 92 01 |
| 000000d0 | 0a 04 | 0a 25 | 73 0a | 10 04 | 2a 0b | 63 6f | 6e 73 | 74 72 |
| 000000e0 | 61 69 | 6e 74 | 73 32 | 72 0a | 5e 54 | 69 6d | 65 20 | 28 73 |

Debug Core:

As we found that the synthesis timing for all types of encoding approximately the same, so we choose the gray as the gray won't need high power in switching case (just change 1 bit) compared to sequential, and less area compared to One hot because One hot will add 1 more flipflop.

```
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list CLK_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list CLK_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list MISO_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list MOSI_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list rst_n_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
```

```
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list SS_n_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK_IBUF_BUFG]
```

Waveform:


Testing Write address functionality:

Here we can see that the address has successfully been sent to the ram and the RAM internal signal WR_address_bus recived it successfully




Testing Write data functionality:

Data has been successfully written inside RAM with address 240₁₀ and the data written is 240₁₀




Testinng Read address functionality:

Data has been successfully sent to to RAM to be saved in the internal signal RD_Address_bus with value 240₁₀



Testing read Data functionality:

Data has been successfully read form address 240_{10} and tx_valid is trigged and MISO begin to serialize data to the master



Randomized reading form RAM:


```
Normal Scenerio Finished , Now starting Just Reading with self checking

Just Reading with self checking Finished with no errors , Now starting Just Writing with self checking

Just Writing with self checking Finished with no errors

** Note: $stop : Main_module_tb.sv(107)

Time: 1320 ns Iteration: 1 Instance: /SPI_tb
```



Random writing to RAM

