

# SPI SLAVE WITH SINGLE PORT RAM

**Digital Design Using Verilog & FPGA Flow Using Vivado  
Diploma - V14  
Under Supervision of Eng Kareem Wassem**

## Single Port RAM

Data storage  
enhancement



## SPI Protocol

Synchronous serial  
interface



## SPI Slave Device

Responds to master  
commands

**Digital Designers:  
Ziad Kassem  
Bassel Mahmoud**