

# SPI SLAVE WITH SINGLE PORT RAM

Digital Designers: Ziad Kassem & Bassel Mahmoud



Digital Design Using Verilog & FPGA Flow Using Vivado  
Diploma - V14  
Under Supervision of Eng Kareem Wassem