

EDA PROJECT 3

CSE-215




ZIAD TAREK SALAH 17P3047 CESS Ziadgyr57@gmail.com


Introduction:


In this phase of our project we'll finish our chip design. Completing on Part 1&2 of the project where we obtained our Finite State Machine, and chose which encoding we're going to complete our project with, which was encoding "a". In this part we'll start Placement and Routing of our chip

Floor Planning:





OCP graal result:






NERO graal result:






lvx result:

dreal result:





Appendix:

Makefile:

```
#------#
all: fsmpa.vbe \
 fsmpj.vbe \
 fsmpm.vbe \
  fsmpo.vbe \
  fsmpr.vbe
      @echo "<-- Generated"
#-----#
syf_boom: fsmpa_bm.vbe \
    fsmpj_bm.vbe \
    fsmpm_bm.vbe \
    fsmpo_bm.vbe \
    fsmpr_bm.vbe
      @echo "<-- Generated"
\#------\#
syf_boog: fsmpa_bg.vst \
    fsmpj_bg.vst \
    fsmpm_bg.vst \
    fsmpo_bg.vst \
```

```
fsmpr_bg.vst
      @echo "<-- Generated"
#-----#
syf_loon: fsmpa_bg_ln.vst \
     fsmpj\_bg\_ln.vst \setminus
     fsmpm\_bg\_ln.vst \setminus
    fsmpo_bg_ln.vst \
     fsmpr_bg_ln.vst
      @echo "<-- Generated"
#-----#
proof: fsmpa_bg_ln_net.vbe
      @echo "<-- Generated"
#-----#
DFT: fsmpa_bg_ln_scan.vst
      @echo "<-- Generated"
#-----#
vhd_to_fsm:
    rename .vhd .fsm *.vhd
fsmpa.vbe: fsmp.fsm
    @echo " Encoding Synthesis -> fsma.vbe"
    syf -CEV -a fsmp
```

```
fsmpj.vbe: fsmp.fsm
     @echo " Encoding Synthesis -> fsmj.vbe"
     syf -CEV -j fsmp
fsmpm.vbe: fsmp.fsm
     @echo " Encoding Synthesis -> fsmm.vbe"
     syf -CEV -m fsmp
fsmpo.vbe: fsmp.fsm
     @echo " Encoding Synthesis -> fsmo.vbe"
     syf -CEV -o fsmp
fsmpr.vbe: fsmp.fsm
     @echo " Encoding Synthesis -> fsmr.vbe"
     syf -CEV -r fsmp
runall: fsmpa.vbe fsmpj.vbe fsmpm.vbe fsmpo.vbe fsmpr.vbe
#-----#
%_bm.vbe: %.vbe
     @echo " Boolean Optimization -> $@"
     boom -V -d 50  ** *_bm > *_boom.out
#-----#
%_bg.vst: %.vbe paramfile.lax
     @echo " Logical Synthesis -> $@"
```

```
boog -x 1 -l paramfile * *_bg > *_boog.out
#-----#
%_ln.vst: %.vst paramfile.lax
    @echo " Netlist Optimization -> $@"
    loon -x 1 -l paramfile * *_ln > *_loon.out
#-----#
%_bg_ln_net.vbe: %_bg_ln.vst %.vbe
    @echo " FormalCecking -> $@"
    flatbeh $*_bg_ln $*_bg_ln_net> $*_flatbeh.out
    proof -d * $* bg ln net > $* proof.out
#-----#
%_scan.vst: %.vst scan.path
    @echo " scan-path insertion -> $@"
    scapin -VRB $* scan $*_scan > scapin.out
#-----#
%_p.ap:pinorder.ioc %_bg_ln_scan.vst
    @echo " ---> placement $*_p.ap"
    MBK_IN_LO=vst; export MBK_IN_LO; \
    MBK_OUT_PH=ap; export MBK_OUT_PH; \
    ocp -v -ring -ioc pinorder $*_bg_ln_scan $*_p > $*_p.out
#-----#
placement_graal:
    RDS_TECHO_NAME=./techno/techno-symb.rds; \
    export RDS_TECHO_NAME; \
    graal -l fsmpa_p
```

```
@echo "<-- Placement_graal"</pre>
#-----#
%_bg_ln_scan.ap: %_p.ap %_bg_ln_scan.vst
    @echo " Routing -> $@"
    MBK_IN_LO=vst; export MBK_IN_LO; \
    MBK_IN_PH=ap; export MBK_IN_PH; \
    MBK_OUT_PH=ap; export MBK_OUT_PH; \
    nero -V -p $* p $* bg ln scan $* bg ln scan > $* bg ln scan nero.out
    @echo " generated -> $@"
routing_graal:
    RDS_TECHO_NAME=./techno/techno-symb.rds; \
    export RDS_TECHO_NAME; \
    graal -l fsmpa bg ln scan
    @echo "<-- routing_graal"</pre>
#-----#
%.al: %.ap
    MBK_IN_PH=ap; export MBK_IN_PH; \
    MBK_OUT_LO=al; export MBK_OUT_LO; \
    RDS_TECHO_NAME=./techno/techno-035.rds; \
    export RDS_TECHO_NAME; \
    cougar -v * > * _co.out
    lvx vst al  $* $* -f > $* lvx.out
#-----#
druc_core: fsmpa_bg_ln_scan.ap
    MBK_IN_PH=ap; export MBK_IN_PH; \
```

```
RDS_OUT=cif; export RDS_OUT; \
     RDS_TECHO_NAME=./techno/techno-symb.rds; \
     export RDS_TECHO_NAME; \
     druc fsmpa_bg_ln_scan > fsmpa_bg_ln_scan_druc.out
#-----#
fsmpa_chip.cif: fsmpa_bg_ln_scan.ap
     @echo " s2r -> $@"
     MBK_IN_PH=ap; export MBK_IN_PH; \
     RDS_OUT=cif; export RDS_OUT; \
     RDS_TECHO_NAME=./techno/techno-035.rds; \
     export RDS_TECHO_NAME; \
     s2r -v -r fsmpa_bg_ln_scan fsmpa_chip > fsmpa_chip_s2r.out
chip_dreal:
     RDS_IN=cif; export RDS_IN; \
     RDS_TECHNO_NAME=./techno/techno_035.rds; \
     export RDS_TECHNO_NAME; \
     dreal -1 fsmpa_chip
     @echo "<-- chip_dreal done"</pre>
#-----#
clean:
     rm -f *.vbe *.enc *~
     @echo "Erase all the files generated by the makefile"
```

Pinorder.ioc

```
LEFT( #IOs from bottom to top

(IOPIN scanin.0);

(IOPIN reset.0);

)

TOP( #IOs from left to right

(IOPIN inp.0);

(IOPIN op.0);

)

RIGHT( #IOs from bottom to top

(IOPIN test.0);

(IOPIN tr.0);

)

BOTTOM( #IOs from left to right

(IOPIN ck.0);

(IOPIN scanout.0);)
```

Log files:

> Ziad Tarek > Local Disk (E:) > EDA > Ziad Tarek- Project3 > edaproject3 > fsmpa_lvx.log

Name
Date modified
Type
Size

fsmpa_bg_ln_scan_co.out
12/12/2019 6:11 PM
OUT File
2 KB
fsmpa_bg_ln_scan_lvx.out
12/12/2019 6:11 PM
OUT File
2 KB

^	Name	Date modified	Туре	Size
	🛕 fsmpa_bg_ln_scan.drc	12/12/2019 6:43 PM	VLC media file	957 KE
	fsmpa_bg_ln_scan_drc.cif	12/12/2019 6:43 PM	CIF File	168 KE
	fsmpa_bg_ln_scan_druc.out	12/12/2019 6:43 PM	OUT File	2 KE
	fsmpa_bg_ln_scan_rng.cif	12/12/2019 6:43 PM	CIF File	13 KE