

**LABS**

**MCU fundamentals**

**Clocks**


**Eng: Ziad El-Sayed Ibrahim**

-In this report we will know how to configure the clocks for STM32 for GPIOA peripheral, and we will use different frequencies and inputs for the Clock.

-At the first it uses by default 8MHz HSI(high-speed internal clock signal).


-the clock tree:

Figure 8. Clock tree



-To configure the clock for STM32, from the data sheets, it is called RCC.

**Figure 1. System architecture (low-, medium-, XL-density devices)**



-Its memory map is

### 3.3 Memory map

See the datasheet corresponding to your device for a comprehensive diagram of the memory map. [Table 3](#) gives the boundary addresses of the peripherals available in all STM32F10xxx devices.

**Table 3. Register boundary addresses**

Boundary address	Peripheral	Bus	Register map
0xA000 0000 - 0xA000 0FFF	FSMC	AHB	<a href="#">Section 21.6.9 on page 564</a>
0x5000 0000 - 0x5003 FFFF	USB OTG FS		<a href="#">Section 28.16.6 on page 913</a>
0x4003 0000 - 0x4FFF FFFF	Reserved		-
0x4002 8000 - 0x4002 9FFF	Ethernet		<a href="#">Section 29.8.5 on page 1069</a>
0x4002 3400 - 0x4002 7FFF	Reserved		-
0x4002 3000 - 0x4002 33FF	CRC		<a href="#">Section 4.4.4 on page 65</a>
0x4002 2000 - 0x4002 23FF	Flash memory interface		-
0x4002 1400 - 0x4002 1FFF	Reserved		-
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC		<a href="#">Section 7.3.11 on page 121</a>
0x4002 0800 - 0x4002 0FFF	Reserved		-

-To configure the clock for GPIOA, from the data sheets, it is on APB2 bus, Its memory is.

### 7.3.7 APB2 peripheral clock enable register (RCC\_APB2ENR)

Address: 0x18

Reset value: 0x0000 0000

Access: word, half-word and byte access

No wait states, except if the access occurs while an access to a peripheral in the APB2 domain is on going. In this case, wait states are inserted until the access to APB2 peripheral is finished.

*Note:* When the peripheral clock is not active, the peripheral register values may not be readable by software and the returned value is always 0x0.

-For GPIOA:


Bit 2 **IOPAEN**: IO port A clock enable  
Set and cleared by software.  
0: IO port A clock disabled  
1: IO port A clock enabled

Bit 1 Reserved, must be kept at reset value.

-So, the code is:

```
1 typedef volatile unsigned int vuint32_t ;
2 #include <stdint.h>
3 #include <stdlib.h>
4 #include <stdio.h>
5 // register address
6 #define GPIOA_BASE      0x40010800
7 #define GPIOA_CRH        *(volatile uint32_t *) (GPIOA_BASE + 0x04)
8 #define GPIOA_ODR        *(volatile uint32_t *) (GPIOA_BASE + 0x0C)
9 #define RCC_base        0x40021000
10 #define RCC_APB2ENR      *(volatile uint32_t *) (RCC_base + 0x18)
11 int main(void)
12 {
13     //Init clock for GPIOA
14
15     RCC_APB2ENR |= 1<<2;
16     //Init GPIO
17     GPIOA_CRH  &= 0xFF0FFFFF;
18     GPIOA_CRH  |= 0x00200000;
19     while(1)
20     {
21         GPIOA_ODR |= 1<<13 ;
22
23         for (int i = 0; i < 5000; i++); // arbitrary delay
24         GPIOA_ODR &= ~(1<<13) ;
25         for (int i = 0; i < 5000; i++); // arbitrary delay
26     }
27 }
28
```

-From the simulation:



## 2.Lab2:

-Requirements:

Configure Board to run with the Following rates:

- APB1 Bus frequency 4MHZ.
- APB2 Bus frequency 2MHZ.
- AHB frequency 8 MHZ.
- SysClk 8 MHZ .
- Use only internal HSI\_RC.

-By default it uses HSI, SysClk and AHB equal 8MHz.

- to make APB2=2MHz and APB1=4MHz:

---

### 7.3.2 Clock configuration register (RCC\_CFGR)

Address offset: 0x04

Reset value: 0x0000 0000

Access:  $0 \leq \text{wait state} \leq 2$ , word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during clock source switch.

#### Bits 13:11 **PPRE2**: APB high-speed prescaler (APB2)

Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16



#### Bits 10:8 **PPRE1**: APB low-speed prescaler (APB1)

Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16



## -The code:

```
1 typedef volatile unsigned int vuint32_t ;
2 #include <stdint.h>
3 #include <stdlib.h>
4 #include <stdio.h>
5 // register address
6 #define GPIOA_BASE      0x40010800
7 #define GPIOA_CRH       *(volatile uint32_t *) (GPIOA_BASE + 0x04)
8 #define GPIOA_ODR       *(volatile uint32_t *) (GPIOA_BASE + 0x0C)
9 #define RCC_base        0x40021000
0 #define RCC_APB2ENR      *(volatile uint32_t *) (RCC_base + 0x18)
1 #define RCC_CFGR         *(volatile uint32_t *) (RCC_base + 0x04) //RCC configure
2 int main(void)
3 {
4     //make APB1 clock = 4MHz
5
6     RCC_CFGR |= (0b100)<<8 ;
7
8
9     //make APB2 clock = 2MHz
0     RCC_CFGR |= (0b101)<<11;
1     //Init clock for GPIOA
2
3     RCC_APB2ENR |= 1<<2;
4     //Init GPIO
5     GPIOA_CRH  &= 0xFF0FFFFFF;
6     GPIOA_CRH  |= 0x00200000;
7     while(1)
8     {
9         GPIOA_ODR |= 1<<13 ;
0
1         for (int i = 0; i < 5000; i++); // arbitrary delay
2         GPIOA_ODR  &= ~(1<<13) ;
3         for (int i = 0; i < 5000; i++); // arbitrary delay
4     }
5 }
6
```

## -the Simulation:

Power, Reset and Clock Control (PRCC)

**Clock Control & Configuration**

RCC\_CR:  ☐ CSSON ☐ HSEBYP ☐ HSERDY  
RCC\_CFGR:  ☐ HSEON ☒ HSIRDY ☒ HSION  
☐ USBPRE  
PPRE1:  MCO:   
PPRE2:  SW:   
HPRE:  SWS:   
ADCPRE:

**PLL Configuration**

☐ PLLON  
☐ PLLRDY  
☐ PLLSRC  
☐ PLLXTPRE  
PLLMUL:

**Control/Status**

RCC\_CSR:  ☐ LPWRRSTF ☐ WWDGRSTF ☐ IWDGRSTF ☐ SFRSTF ☒ PORRSTF  
☒ PINRSTF ☐ RMVF ☐ LSIRDY ☐ LSION

**Backup domain control**

RCC\_BDCR:  RTCSEL:   
☐ BDRST ☐ RTCEN ☐ LSEBYP ☐ LSERDY ☐ LSEON

**Clock Interrupt**

RCC\_CIR:   
☐ CSSC ☐ UNLKC ☐ PLLRDYC ☐ HSERDYC ☐ HSIRDYC ☐ LSERDYC ☐ LSIRDYC  
☐ CSSIE ☐ UNLKIE ☐ PLLRDYIE ☐ HSERDYIE ☐ HSIRDYIE ☐ LSERDYIE ☐ LSIRDYIE  
☐ CSSF ☐ UNLKF ☐ PLLRDYF ☐ HSERDYF ☐ HSIRDYF ☐ LSERDYF ☐ LSIRDYF

**Power Control & Status**

PWR\_CR:  PLS:  ☐ DBP ☐ PVDE ☐ CSBF  
PWR\_CSR:  ☐ EWUP ☐ CWUF ☐ PDDS ☐ LPDS  
☐ PVDO ☐ SBF ☐ WUF

**Core & Memory and Peripheral Clocks**

OSC: <input type="text" value="12.000000"/> MHz	RTCCCLK: <input type="text" value="32.768"/> kHz	HCLK: <input type="text" value="8.000000"/> MHz
OCS32: <input type="text" value="32.768"/> kHz	MCO: <input type="text" value="0.000000"/> MHz	PCLK1: <input type="text" value="4.000000"/> MHz
HSI_RC: <input type="text" value="8.000000"/> MHz	IWDGCLK: <input type="text" value="32.768"/> kHz	PCLK2: <input type="text" value="2.000000"/> MHz
LSI_RC: <input type="text" value="32.768"/> kHz	USBCLK: <input type="text" value="2.666666"/> MHz	TIMXCLK: <input type="text" value="8.000000"/> MHz
SYSCLK: <input type="text" value="8.000000"/> MHz	ADCCLK: <input type="text" value="1.000000"/> MHz	TIM1CLK: <input type="text" value="4.000000"/> MHz

## 3.Lab3:

### -Requirements:

- Configure Board to run with the Following rates:

- APB1 Bus frequency 16MHZ.
- APB2 Bus frequency 8MHZ.
- AHB frequency 32 MHZ.
- SysClk 32 MHZ .



- Use only internal HSI\_RC.

-To make SysClk = 32MHz, we should use PLL:

Refer to [Section 2.2 on page 10](#) for a list of abbreviations used in register descriptions.

### 7.3.1 Clock control register (RCC\_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						PLL RDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]								HSITRIM[4:0]				Res.	HSI RDY		HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw		r		rw

Bits 31:26 Reserved, must be kept at reset value.

Bit 25 **PLL RDY**: PLL clock ready flag

Set by hardware to indicate that the PLL is locked.

0: PLL unlocked

1: PLL locked

Bit 24 **PLLON**: PLL enable

Set and cleared by software to enable PLL.

Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the PLL clock is used as system clock or is selected to become the system clock.

0: PLL OFF

1: PLL ON

Bits 23:20 Reserved, must be kept at reset value.

Bits 21:18 **PLLMUL**: PLL multiplication factor

These bits are written by software to define the PLL multiplication factor. These bits can be written only when PLL is disabled.

Caution: The PLL output frequency must not exceed 72 MHz.

0000: PLL input clock x 2

0001: PLL input clock x 3

0010: PLL input clock x 4

0011: PLL input clock x 5

0100: PLL input clock x 6

0101: PLL input clock x 7

0110: PLL input clock x 8

0111: PLL input clock x 9

1000: PLL input clock x 10

1001: PLL input clock x 11

1010: PLL input clock x 12

1011: PLL input clock x 13

1100: PLL input clock x 14

1101: PLL input clock x 15

1110: PLL input clock x 16

1111: PLL input clock x 16

-to select PLL:

Bits 3:2 **SWS**: System clock switch status

Set and cleared by hardware to indicate which clock source is used as system clock.

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

Bits 1:0 **SW**: System clock switch

Set and cleared by software to select SYSCLK source.

Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

- to make APB1=16MHz:

Bits 10:8 **PPRE1**: APB low-speed prescaler (APB1)

Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

-The simulation:

Core & Memory and Peripheral Clocks					
OSC:	12.000000 MHz	RTCCCLK:	32.768 kHz	HCLK:	32.000000 MHz
OCS32:	32.768 kHz	MCO:	0.000000 MHz	PCLK1:	16.000000 MHz
HSI_RC:	8.000000 MHz	IWDGCLK:	32.768 kHz	PCLK2:	8.000000 MHz
LSI_RC:	32.768 kHz	USBCCLK:	21.333333 MHz	TIMxCLK:	32.000000 MHz
SYSCLK:	32.000000 MHz	ADCCLK:	4.000000 MHz	TIM1CLK:	16.000000 MHz

## -The code:

```
1 typedef volatile unsigned int vuint32_t ;
2 #include <stdint.h>
3 #include <stdlib.h>
4 #include <stdio.h>
5 // register address
6 #define GPIOA_BASE      0x40010800
7 #define GPIOA_CRH       *(volatile uint32_t *) (GPIOA_BASE + 0x04)
8 #define GPIOA_ODR       *(volatile uint32_t *) (GPIOA_BASE + 0x0C)
9 #define RCC_base        0x40021000
10 #define RCC_APB2ENR     *(volatile uint32_t *) (RCC_base + 0x18)
11 #define RCC_CFGR        *(volatile uint32_t *) (RCC_base + 0x04) //RCC configure
12 #define RCC_CR          *(volatile uint32_t *) (RCC_base + 0x00)
13 int main(void)
14 {
15     //to use the PLL
16     RCC_CR |= ( 1<<24 );
17
18     // to make SW choose the PPL
19     RCC_CFGR |= (0b10<<0);
20     RCC_CFGR |= (0b10<<2);
21
22     //to multiply the clock by 8
23     RCC_CFGR |= (0b0110<<18);
24     //make APB1 clock = 16MHz
25
26     RCC_CFGR |= (0b100<<8) ;
27
28
29     //make APB2 clock = 8MHz
30     //RCC_CFGR |= (0b110<<11);
31     //Init clock for GPIOA
32
33     RCC_APB2ENR |= 1<<2;
34     //Init GPIO
35     GPIOA_CRH  &= 0xFF0FFFFFFF;
36     GPIOA_CRH  |= 0x00200000;
37     while(1)
38     {
39         GPIOA_ODR |= 1<<13 ;
40
41         for (int i = 0; i < 5000; i++); // arbitrary delay
42         GPIOA_ODR &= ~(1<<13) ;
43         for (int i = 0; i < 5000; i++); // arbitrary delay
44     }
45 }
46
```