
LABS MCU fundamentals Clocks


Eng: Ziad El-Sayed Ibrahim

- -In this report we will know how to configure the clocks for STM32 for GPIOA peripheral, and we will use different frequences and inputs for the Clock.
- -At the first it uses by default 8MHz HSI(high-speed internal clock signal).
- -the clock tree:



1.Lab1:

-To configure the clock for STM32, from the data sheets, it is called RCC.



-Its memory map is

3.3 Memory map

See the datasheet corresponding to your device for a comprehensive diagram of the memory map. *Table 3* gives the boundary addresses of the peripherals available in all STM32F10xxx devices.

Boundary address	Peripheral	Bus	Register map			
0xA000 0000 - 0xA000 0FFF	FSMC		Section 21.6.9 on page 564			
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 28.16.6 on page 913			
0x4003 0000 - 0x4FFF FFFF	Reserved		-			
0x4002 8000 - 0x4002 9FFF	Ethernet		Section 29.8.5 on page 1069			
0x4002 3400 - 0x4002 7FFF	Reserved		-			
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4 on page 65			
0x4002 2000 - 0x4002 23FF	Flash memory interface	AHB	-			
0x4002 1400 - 0x4002 1FFF	Reserved	АПБ	-			
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC		Section 7.3.11 on page 121			
0x4002 0800 - 0x4002 0FFF	Reserved		-			
0-4002 0400 0-4002 0755	DMA2]				

Table 3. Register boundary addresses

-To configure the clock for GPIOA, from the data sheets, it is on APB2 bus, Its memory is.

7.3.7 APB2 peripheral clock enable register (RCC_APB2ENR)

Address: 0x18

Reset value: 0x0000 0000

Access: word, half-word and byte access

No wait states, except if the access occurs while an access to a peripheral in the APB2 domain is on going. In this case, wait states are inserted until the access to APB2 peripheral

is finished.

Note: When the peripheral clock is not active, the peripheral register values may not be readable

by software and the returned value is always 0x0.

-For GPIOA:

Bit 2 IOPAEN: IO port A clock enable

Set and cleared by software.

0: IO port A clock disabled


1: IO port A clock enabled

Bit 1 Reserved, must be kept at reset value.

-So, the code is:

```
typedef volatile unsigned int vuint32_t ;
  2 #include <stdint.h>
3 #include <stdlib.h>
  4 #include <stdio.h>
     // register address
  6 #define GPIOA BASE
                                 0x40010800
                                 *(volatile uint32_t *)(GPIOA_BASE + 0x04)
*(volatile uint32_t *)(GPIOA_BASE + 0x0C)
  7 #define GPIOA_CRH
  8 #define GPIOA ODR
  9 #define RCC_base
                                 0x40021000
10 #define RCC_APB2ENR *(volatile uint32_t*)(RCC_base + 0x18)
 11⊖ int main(void)
12 {
         //Init clock for GPIOA
 14
         RCC_APB2ENR |= 1<<2;
 15
          //Init GPIO
 17
         GPIOA_CRH &= 0xFF0FFFFF;
                       = 0x00200000;
 18
         GPIOA CRH
         while(1)
 20
21
22
              GPIOA_ODR \mid = 1<<13;
 23
24
              for (int i = 0; i < 5000; i++); // arbitrary delay
              GPIOA_ODR &= ~(1<<13);
for (int i = 0; i < 5000; i++); // arbitrary delay</pre>
 26
27 }
```

-From the simulation:



2. Lab2:

-Requirements:

Configure Board to run with the Following rates:

- APB1 Bus frequency 4MHZ.
- APB2 Bus frequency 2MHZ.
- AHB frequency 8 MHZ.
- SysClk 8 MHZ.
- Use only internal HSI_RC.

-By default it uses HIS, SysClk and AHB equal 8MHz.

- to make APB2=2MHz and APB1=4MHz:

7.3.2 Clock configuration register (RCC_CFGR)

Address offset: 0x04

Reset value: 0x0000 0000

Access: 0 ≤ wait state ≤ 2, word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during clock source switch.

Bits 13:11 PPRE2: APB high-speed prescaler (APB2)

Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

Bits 10:8 PPRE1: APB low-speed prescaler (APB1)

Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

-The code:

```
1 typedef volatile unsigned int vulnt32_t;
2 #include <stdint.h>
3 #include <stdlib.h>
4 #include <stdio.h>
5 // register address
6 #define GPIOA_BASE
                          0x40010800
7 #define GPIOA_CRH
                          *(volatile uint32_t *)(GPIOA_BASE + 0x04)
8 #define GPIOA ODR
                          *(volatile uint32_t *)(GPIOA_BASE + 0x0C)
9 #define RCC_base
                          0x40021000
0 #define RCC_APB2ENR
                          *(volatile uint32_t*)(RCC_base + 0x18)
1 #define RCC CFGR
                          *(volatile uint32_t*)(RCC_base + 0x04) //RCC configure
2⊖ int main(void)
3 {
4
      //make APB1 clock = 4MHz
5
6
      RCC_CFGR |= (0b100)<<8;
7
8
      //make APB2 clock = 2MHz
9
0
      RCC_CFGR |= (0b101)<<11;</pre>
      //Init clock for GPIOA
2
      RCC_APB2ENR |= 1<<2;
3
      //Init GPIO
5
      GPIOA_CRH &= 0xFF0FFFFF;
6
      GPIOA_CRH
                 = 0x002000000;
7
      while(1)
8
          GPIOA_ODR \mid= 1<<13;
9
          for (int i = 0; i < 5000; i++); // arbitrary delay
1
2
          GPIOA_ODR &= \sim(1<<13);
3
          for (int i = 0; i < 5000; i++); // arbitrary delay</pre>
4
5 }
```

-the Simulation:

Power, Reset and Clock Control (PRCC)								
Clock Control &	Configuration ——				DI 1 0 10 11			
RCC_CR:	Dx00000083	CSSON	HSEBYP	HSERDY	PLL Configuration			
RCC CEGR	0×00002C00	HSEON	✓ HSIRDY	✓ HSION	PLLON			
		USBPRE			☐ PLLRDY ☐ PLLSRC			
	4: HCLK / 2		0: No clock		PLLXTPRE			
PPRE2:	5: HCLK / 4		0: HSI clock	▼	,			
HPRE:	0: SYSCLK	▼ SWS:	0: HSI oscillator cl	lock used	PLLMUL: 0: PLL 0	Clock *2 ▼		
ADCPRE:	0: PCLK2 / 2	▼						
Control/Status								
RCC_CSR:	0x0C000000	LPWRRSTF		F [IWDGRST		✓ PORRSTF		
		PINRSTF	RMVF	LSIRDY	LSION			
Backup domain	control							
RCC_BDCR:	0x00000000	RTCSEL: 0:1	No clock	- □				
□ BDRST	RTCEN	LSEBYP	☐ LSERDY	LSEON				
Clock Interrupt	<u></u>							
RCC_CIR:	0×00000000							
RCC_CIR:	UNLKC	I PLLRDYC	HSERDYC	HSIRDYC	LSERDYC	LSIRDYC		
RCC_CIR:	UNLKC	PLLRDYIE	☐ HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE		
RCC_CIR:	UNLKC							
RCC_CIR:	UNLKC UNLKIE UNLKF	PLLRDYIE	☐ HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE		
RCC_CIR: CSSC CSSIE CSSF Power Control 8	UNLKC UNLKIE UNLKF	PLLRDYIE	HSERDYF	HSIRDYIE HSIRDYF	LSERDYIE LSERDYF	LSIRDYIE LSIRDYF		
RCC_CIR: CSSC CSSIE CSSIE CSSF Power Control 8 PWR_CR:	UNLKC UNLKIE UNLKF Status 0x00000000	PLLRDYIE PLLRDYF	HSERDYIE HSERDYF	HSIRDYIE HSIRDYF DBP CWUF	LSERDYIE LSERDYF PVDE PDDS	LSIRDYIE LSIRDYF CSBF LPDS		
RCC_CIR: CSSC CSSIE CSSIE CSSF Power Control 8 PWR_CR:	UNLKC UNLKIE UNLKF	PLLRDYIE PLLRDYF	HSERDYF	HSIRDYIE HSIRDYF	LSERDYIE LSERDYF	LSIRDYIE LSIRDYF		
RCC_CIR: CSSCCSSIECSSF Power Control 8 PWR_CR: PWR_CSR:	UNLKC UNLKIE UNLKF Status 0x00000000	PLLRDYIE PLLRDYF	HSERDYIE HSERDYF	HSIRDYIE HSIRDYF DBP CWUF	LSERDYIE LSERDYF PVDE PDDS	LSIRDYIE LSIRDYF CSBF LPDS		
RCC_CIR: CSSCCSSIECSSF Power Control 8 PWR_CR: PWR_CSR:	UNLKC UNLKIE UNLKF Status Cx00000000 Cx00000000 and Peripheral Clock	PLLRDYIE PLLRDYF	HSERDYIE HSERDYF	HSIRDYIE HSIRDYF DBP CWUF PVDO	LSERDYIE LSERDYF PVDE PDDS	LSIRDYIE LSIRDYF CSBF LPDS		
RCC_CIR: CSSCCSSIECSSF Power Control & PWR_CR: PWR_CSR:	UNLKC UNLKIE UNLKF Status 0x0000000 0x00000000 and Peripheral Clock 12.000000 MHz	PLLRDYIE PLLRDYF PLS: 0:	HSERDYIE HSERDYF	HSIRDYIE HSIRDYF DBP CWUF PVDO HCLK: 8	LSERDYIE LSERDYF PVDE PDDS SBF	LSIRDYIE LSIRDYF CSBF LPDS		
RCC_CIR: CSSC CSSIE CSSF Power Control & PWR_CR: PWR_CSR: Core & Memory OSC:	UNLKC UNLKIE UNLKF 3 Status 0x00000000 0x00000000 and Peripheral Clock 12.000000 MHz 32.768 kHz	PLLRDYIE PLLRDYF PLS: 0:	TBD V EWUP	HSIRDYIE HSIRDYF DBP CWUF PVDO HCLK: 8 PCLK1: 4	LSERDYIE LSERDYF PVDE PDDS SBF	LSIRDYIE LSIRDYF CSBF LPDS		
RCC_CIR: CSSC CSSIE CSSF Power Control & PWR_CR: PWR_CSR: Core & Memory OSC: OCS32: HSI_RC:	UNLKC UNLKIE UNLKF 3 Status 0x00000000 0x00000000 and Peripheral Clock 12.000000 MHz 32.768 kHz 8.000000 MHz	PLLRDYIE PLLRDYF PLS: 0: RTCCLK: MCO: (IWDGCLK:	TBD V EWUP 32.768 kHz 0.0000000 MHz	HSIRDYIE HSIRDYF DBP CWUF PVDO HCLK: 8 PCLK1: 4 PCLK2: 2	LSERDYIE LSERDYF PVDE PDDS SBF 0000000 MHz 0000000 MHz 0000000 MHz	LSIRDYIE LSIRDYF CSBF LPDS		
RCC_CIR: CSSC CSSIE CSSF Power Control & PWR_CR: PWR_CSR: Core & Memory OSC: OCS32:	UNLKC UNLKIE UNLKF S Status 0x00000000 0x00000000 and Peripheral Clock 12.000000 MHz 32.768 kHz 8.000000 MHz 32.768 kHz	PLLRDYIE PLLRDYF PLS: 0: KS RTCCLK: MCO: (IWDGCLK: USBCLK: ISBCLK:	TBD WUP 32.768 kHz 0.000000 MHz 32.768 kHz	HSIRDYIE HSIRDYF DBP CWUF PVDO HCLK: 8 PCLK1: 4 PCLK2: 2 TIMXCLK: 8	LSERDYIE LSERDYF PVDE PDDS SBF .0000000 MHz .0000000 MHz	LSIRDYIE LSIRDYF CSBF LPDS		

3. Lab3:

- -Requirements:
- Configure Board to run with the Following rates:
 - APB1 Bus frequency 16MHZ.
 - APB2 Bus frequency 8MHZ.
 - AHB frequency 32 MHZ.
 - SysClk 32 MHZ.

• Use only internal HSI RC.

-To make SysClk = 32MHz, we should use PLL:

Troior to occurr 2.2 on page to for a not of approximations account tograter accompnions.

7.3.1 Clock control register (RCC_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved			PLL RDY	PLLON	Reserved			CSS ON	HSE BYP	HSE RDY	HSE ON				
			r rw				rw	rw	r	rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]					HSITRIM[4:0]				Res.	HSI RDY	HSION				
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

Bits 31:26 Reserved, must be kept at reset value.

Bit 25 PLLRDY: PLL clock ready flag

Set by hardware to indicate that the PLL is locked.

0: PLL unlocked

1: PLL locked

Bit 24 PLLON: PLL enable

Set and cleared by software to enable PLL.

Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the

PLL clock is used as system clock or is selected to become the system clock.

0: PLL OFF

1: PLL ON

Bits 23:20 Reserved, must be kept at reset value.

Bits 21:18 PLLMUL: PLL multiplication factor

These bits are written by software to define the PLL multiplication factor. These bits can be

written only when PLL is disabled.

Caution: The PLL output frequency must not exceed 72 MHz.

0000: PLL input clock x 2

0001: PLL input clock x 3

0010: PLL input clock x 4

0011: PLL input clock x 5

0100: PLL input clock x 6 0101: PLL input clock x 7

0110: PLL input clock x 7

0111: PLL input clock x 9

1000: PLL input clock x 10

1001: PLL input clock x 11

1010: PLL input clock x 12

1011: PLL input clock x 13

1100: PLL input clock x 14

1101: PLL input clock x 15

1110: PLL input clock x 16

1111: PLL input clock x 16

-to select PLL:

Bits 3:2 SWS: System clock switch status

Set and cleared by hardware to indicate which clock source is used as system clock.

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

Bits 1:0 SW: System clock switch

Set and cleared by software to select SYSCLK source.

Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

- to make APB1=16MHz:

Bits 10:8 PPRE1: APB low-speed prescaler (APB1)

Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

-The simulation:



-The code:

```
1 typedef volatile unsigned int vuint32_t;
2 #include <stdint.h>
3 #include <stdlib.h>
4 #include <stdio.h>
 5 // register address
6 #define GPIOA_BASE
7 #define GPIOA_CRH
8 #define GPIOA_ODR
                                                        0x40010800
                                                        *(volatile uint32_t *)(GPIOA_BASE + 0x04)
*(volatile uint32_t *)(GPIOA_BASE + 0x0C)
9 #define RCC_base
10 #define RCC_APB2ENR
11 #define RCC_CFGR
                                                        0×40021000
                                                        *(volatile uint32_t*)(RCC_base + 0x18)

*(volatile uint32_t*)(RCC_base + 0x04) //RCC configure

*(volatile uint32_t*)(RCC_base + 0x0)
12 #define RCC_CR
13⊖ int main(void)
14 {
15
16
                //to use the PLL
                RCC_CR |= ( 1<<24 );
17
18
19
                // to make SW choose the PPL
               RCC_CFGR |= (0b10<<0);
RCC_CFGR |= (0b10<<2);
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
               //to multiply the clock by 8
RCC_CFGR |= (0b0110<<18);
//make APB1 clock = 16MHz</pre>
                RCC_CFGR |= (0b100<<8);
                //make APB2 clock = 8MHz
               //RCC_CFGR |= (0b110<<11);
//Init clock for GPIOA</pre>
                RCC_APB2ENR |= 1<<2;
               //Init GPIO
GPIOA_CRH &= 0xFF0FFFFF;
GPIOA_CRH |= 0x00200000;
               while(1)
                        GPIOA_ODR |= 1<<13 ;
                        for (int i = 0; i < 5000; i++); // arbitrary delay GPIOA_ODR &= \sim(1<<13) ; for (int i = 0; i < 5000; i++); // arbitrary delay
41
42
43
44
45 }
46
```