

UART_RX **Ziad Ahmed** JULY//13//2024 Digital IC Design ENG: ALI EL TEMSAH


Wave form of UART_RX OUTPUTS




Wave form of FSM



Wave form of Bit counter & Data Sampling & Start Check



Wave form of Deserializer & Parity Check & Stop Check



log window snip shot

```
□ • ≥ □ ∞ ≥ | × • • • ≥ ≥ | ∞ • • • 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Bit counter
# -- Compiling module Data_Sampling
# -- Compiling module Deserializer
# -- Compiling module FSM
# -- Compiling module Parity_Check
# -- Compiling module Start_Check
# -- Compiling module Stop_Check
# -- Compiling module UART_RX_TB
# -- Compiling module UART_RX_TOP
# Top level modules:
       UART_RX_TB
# vsim -voptargs=+accs work.UART_RX_TB
Loading work.UART RX TB
Loading work.UART RX TOP
# Loading work.FSM
# Loading work.Bit_counter
# Loading work.Data_Sampling
Loading work.Start_Check
Loading work.Stop Check
Loading work.Deserializer
# Loading work.Parity_Check
# Test Case 1 Testing odd parity with prescale 8
# Test_Case Passed with OUTPUT_DATA is = 7 ss parrity_error = 0 ss Stop_error = 0 at time
 Test Case 2 Testing odd parity with prescale 16
# Test Case Passed with OUTPUT DATA is = 7 && parrity error = 0 && Stop error = 0 at time
# Test Case 3 Testing odd parity with prescale 4
# Test_Case Passed with OUTPUT_DATA is = 7 && parrity_error = 0 && Stop_error = 0 at time
                                                                                                              329
# Test Case 4 Testing odd parity with prescale 32
# Test_Case Passed with OUTPUT_DATA is = 7 && parrity_error = 0 && Stop_error = 0 at time
# Test Case 5 Testing even parity with prescale 8
# Test_Case Passed with OUTPUT_DATA is = 31 && parrity_error = 0 && Stop_error = 0 at time
                                                                                                               544
# Test Case 6 Testing Data without parity and prescale 8
# Test_Case Passed with OUTPUT_DATA is = 7 && parrity_error = 0 && Stop_error = 0 at time
                                                                                                              644
# Test Case 7 Testing receiving 2 consecutive frames with and without parity and prescale 8
# Test_Case Passed with OUTPUT_DATA is = 14 && parrity_error = 0 && Stop_error = 0 at time
                                                                                                               754
# Test Case Passed with OUTPUT DATA is = 7 && parrity error = 0 && Stop error = 0 at time
Frest Case 8 Testing Stop error
                                                                                                                   963
# Test Case Falled with OUTPUT DATA is = 0 because parrity error = 0 && Stop error = 1 at time
# Test Case 9 Testing parity_error
# Test_Case Falled with OUTPUT_DATA is = 0 because parrity_error = 1 && Stop_error = 0 at time
                                                                                                                  1073
# Test Case 10 Testing receiving 2 consecutive frames with and without parity and prescale 8 // 16
# Test Case Passed with OUTPUT_DATA is = 31 && parrity error = 0 && Stop error = 0 at time
# Test_Case Passed with OUTPUT_DATA is = 7 %% parrity_error = 0 %% Stop_error = 0 at time
# THE PROJECT IS DONEEEEE
# Break in Module UART_RX_TB at UART_RX_TB.v line 78
```