# FINAL\_SYSTEM\_REPORT


# **Ziad Ahmed**

8//14//2024

Wave\_Forms\_For\_ Low Power Configurable Multi Clock Digital System


**ENG: ALI-ELTEMSAH** 

# **Final System**




#### FSM\_WAVE\_FORM FOR UART\_RX

@RESCIVNIG FIRISIT 3 FRAMES FOR WRITE OPERTION IN REG [2]
(UART\_CONFEG\_REG) 0XAA TEHN 0X02 TEHN 0XA3 TO MAKE PAR\_TYPE ODD
AND PRESCALE 32




#### FSM\_WAVE\_FORM FOR SYS\_CONTROL

@RESCIVNIG FIRISIT 3 FRAMES FOR WRITE OPERTION IN REG [2] // REG [3] SHOWING Transition between 3 states for W\_OP idle '000 WRITE\_DATA '001 PASS\_DATA '010




#### FSM\_WAVE\_FORM FOR UART\_TX


## **@SENDIND FRAME FOR READ OPERTION VALUE INSIDE REG [2] WHICH IS '0XA3**




# PULSE\_GEN\_WAVE\_FORM FORM DATA\_SYNC



## REG\_MEM\_WAVE\_FORM FOR REG 0/1/2/3




#### MEM WAVE FORM FOR FIFO




#### WAVE\_FORM FOR WINC//W\_DATA//RINC


#### WINC && WRITE



#### RINC && READ



## WAVE\_FORM FOR ALU



#### Transcript snip

```
ModelSim> do run.txt
   ** Warning: (vlib-34) Library already exists at "work".
  Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012 -- Compiling module ALU_RTL -- Compiling module Bit_counter -- Compiling module CLK_DIV
   -- Compiling module CLOCK_GATING
  -- Compiling module Data_Sampling
-- Compiling module DATA_SYNC
  -- Compiling module Descrializer
-- Compiling module DF_SYNC
  -- Compiling module FIFO_BUFFER
-- Compiling module FIFO_RD
   -- Compiling module FIFO_TOP
   -- Compiling module FIFO_WR
   -- Compiling module FSM
   -- Compiling module FSM TX
   -- Compiling module MUX
   -- Compiling module parity_calc
-- Compiling module Parity_Check
-- Compiling module PRESCALE_BLOCK
   -- Compiling module PULSE_GENRATOR_BLOCK
   -- Compiling module Reg_file
-- Compiling module RESET_SYNC
  -- Compiling module serializer
-- Compiling module SYSTEM_CONTROL
  -- Compiling module Start_Check
-- Compiling module Stop_Check
  -- Compiling module SYSTEM_TOP
-- Compiling module SYSTEM_TOP
  -- Compiling module SYS_UART_TOP
-- Compiling module UART_RX_TOP
-- Compiling module UART_TX_TOP
  Top level modules:
SYSTEM_TOP_TB
  Loading work.SYSTEM_TOP_TB
  Loading work.SYSTEM TOP
```

```
# vsim -voptargs=+accs work.SYSTEM_TOP_TB
  Loading work.RESET SYNC
# Loading work.PRESCALE BLOCK
  Loading work.CLK DIV
  Loading work.CLOCK_GATING
  Loading work.PULSE GENRATOR BLOCK
  Loading work.DATA SYNC
  Loading work.SYS_UART_TOP
  Loading work. UART RX TOP
  Loading work.FSM
  Loading work.Bit_counter
  Loading work.Data_Sampling
  Loading work.Start Check
  Loading work.Stop_Check
  Loading work.Deserializer
  Loading work. Parity Check
  Loading work.UART TX TOP
  Loading work.serializer
  Loading work.FSM TX
  Loading work.parity calc
  Loading work.MUX
  Loading work.SYSTEM CONTROL
  Loading work. Reg file
  Loading work.ALU_RTL
  Loading work.FIFO_TOP
  Loading work.FIFO BUFFER
  Loading work.FIFO WR
  Loading work.FIFO_RD
  Loading work.DF SYNC
  TEST CASE 1 WRITE OPERATION IN REG2 = 00100011 and REG3 = 00100000
  TEST CASE 2 READ OPERATION DATA inside REG2 && REG3 RESCRICTIVLY
  TEST CASE PASSED and readed data from REG_FILE = 10000011 at time TEST CASE PASSED and readed data from REG_FILE = 00100000 at time
                                                                                                        1137695
  TEST CASE 3 ALU OPERATION (A + B) A = 00000001 && B = 00000010
  Testing the Least 8 bits from ALU_OUT && EXPECTED_RESULT = 000000011
Testing the Most 8 bits from ALU_OUT && EXPECTED_RESULT = 00000000
TEST CASE PASSED and readed data LEST_8_BITS from REG_FILE = 00000011 at time
  TEST CASE PASSED and readed data MOST 8 BITS from REG FILE = 00000000 at time TEST CASE 4 WRITE OPERATION IN REG0 = 00001111 and REG1 = 00001111
  TEST CASE 5 ALU OPERATION WITHOUT OPERANDS USIND DATA INSIDE REGO && REGI <<< (A + B) A = 00001111 && B = 00001111
  Testing the Least 8 bits from ALU_OUT & EXPECTED_RESULT = 00011110
Testing the Most 8 bits from ALU_OUT & EXPECTED_RESULT = 00000000
  TEST CASE PASSED and readed data LEST 8_BITS from REG_FILE = 00001110 at time TEST CASE PASSED and readed data MOST_8_BITS from REG_FILE = 00000000 at time
                                                                                                                        3455401
  Break in Module SYSTEM_TOP_TB at SYSTEM_TOP_TB.v line 83
```