# Single Cycle RISC\_V Processor REPORT

# **Ziad Ahmed**

8//27//2024

RTL & Functional\_Verfication

GitHub REPO

ITI

# Specs



#### Verilog Design of Single-Cycle RISC-V Processor

- 1-Design a single-cycle processor datapath and control logic.
- 2-Run and debug logic simulations.
- 3-Your processor should implement the following subset of RV32I instruction set:
  - a. R-Type: add, sub, and, or b. I-Type: addi, andi, ori, lw, jalr c. B-Type: beq, bne d. J-Type: jal
  - e. S-Type: sw
- 4-Use 1 ns clock period in your testbench.
- 5-Note that reading register-file/memory data is combinational, but writing is clocked.
- 6-The top module should be divided into two main modules: datapath and control logic. The Instruction and data memories should be connected to the top module in the testbench.
- 7-For simplicity, assume that the instruction memory is a 1kB word-addressable ROM and the data memory is a 1kB word-addressable RAM, i.e., you will only connect bits 9 to 2 in the address bus.
- 8-Use Venus to generate the machine code for an arbitrary sample program.
- 9-Then implement a simple cache system and integrate it with the RISC-V processor.
- 10-Re run your assembly code and compare simulation


Hint: Read Section 7.3 Single-Cycle Processor in the textbook (DDCA by Harris and Harris) as it will be a good starting point.

#### Reference Cache-controller:


- 1- https://ocw.mit.edu/courses/6-004-computation-structures-spring-2017/pages/c14/
- 2- https://slidetodoc.com/cache-performance-metrics-miss-rate-fraction-of-memory-2/



# **Bock Diagram for RISC V Processor**



# **RISC-V Processor Architecture**



# Main Blocks for The System


# **Control unit**

# Control ALUCionnol (2 ii) ALUCionnol (2 iii) ALUCionnol (2 iii)

PCSrc Regilinite ResultSrd (1:0)


alu\_control

# Datapath



# Instruction memory (ROM)

# Data memory (RAM)



# Sample assembly program


```
######## Sample assembly program ##################
          ### S Format Instruction sw
     sw x2, 4(x1)
                                    ###### Machine Code == 32'b0000000000001010001000100011
         ### R Format Instruction ADD
     add x3, x1, x2
                                    ###### Machine Code == 32'b000000000100000100000110110011
         ### I Format Instruction ADDI
     addi x4. x1. 10
                                    ###### Machine Code == 32'b0000000101000001000001000010011
        ### I Format Instruction lw
     1w \times 7, 4(x1)
                                    ###### Machine Code == 32'b000000000000101010001110000011
        ### B Format Instruction BEQ
     beq x1, x1, label
                                    ###### Machine Code == 32'b000000000010000100000001100011
```

# **Transcript Snip Showing Passed Test Cases**


```
# TESTING sw Instruction (sw x2, 4(x1)) Storing value inside REG2 = 2 into Location 1 in the Memory
# Test Case Passed and the Value stored in REG 2 =
                                                                                    900
                                                         2 at Time
# TESTING R Instruction Add operation (add x3, x1, x2) REG3 == 1 + 2
# Test Case Passed and the Value stored in REG 3 = 3 at Time
                                                                                   1000
# TESTING I Instruction Addi operation (addi x4, x1, 10) REG4 == 1 + 10
# Test Case Passed and the Value stored in REG 4 = 11 at Time
                                                                                   1100
# TESTING lw Instruction Load operation (lw x7, 0(x1)) loading From Location 1 in The Memory = 2 Into REG7
# Test Case Passed and the Value stored in REG 7 =
                                                         2 at Time
                                                                                   1200
# TESTING BEQ Instruction (beg xl, xl, label) Branching into label
# Test Case Passed and the Value For PC = 12 at Time
                                                                          1300
# ** Note: $stop : E:/Digital Projects/Single RISC V Project/SINGLE RISC V TB.v(81)
    Time: 1600 ns Iteration: 0 Instance: /SINGLE RISC V TB
```

#### **WAVE FORM FOR SW instruction**

# sw $x^2$ , $4(x^1)$




Value Stored In loctaion 1 In the Mem (Should = Value inside REG2 which is 2)



#### **WAVE FORM FOR ADD instruction**


add x3, x1, x2



Value Stored In REG3 In the REG\_FILE (Should = Value inside REG1 + REG2 = 1 + 2)

#### **WAVE FORM FOR ADDI instruction**


#### addl x4, x1, 10



Value Stored In REG4 In the REG\_FILE (Should = Value inside REG1 + 10 = 1 + 10)

#### **WAVE FORM FOR LW instruction**

# lw x7, 4(x1)



Value Stored In REG\_File(Should = Loction 1 In the Memory = 2)

#### WAVE\_FORM FOR BEQ instruction

beq x1, x1, label

Value Stored In PC In PC\_COUNTER(Should = PC\_TARGET = 0X000C) && PCSRC = 1

